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ABSTRACT
Power electronics today are limited in their operational lifetimes, which can
have negative consequences for critical systems which depend on power elec-
tronic to stay functional. To help mitigate the effects of system failures due
to power electronics, a fault detection filter has been implemented to de-
tect both hard and soft faults in the power supply, while determining how
much load the supply can power while staying in specification in its reduced
operating state allowing reduced system operation or maintenance. In this
thesis, we study the effectiveness of such filters by testing them in a hardware
testbed. This testbed is comprised of a dc-dc buck converter. The detection
filters for monitoring the health of the components in this dc-dc converter,
as well as the converter controls, are implemented in a low-cost DSP. Us-
ing a lossy converter model which runs in real time on the DSP, the model
is continuously compared to the actual converter states generating an error
signal which can be used to characterize both the nature of the fault and
fault magnitude. A dc-dc converter is controlled by a TMS320F28335 DSP
which runs the fault detection filter. The fault detection filter uses an explicit
solver with a variable time step to compute the filter residuals, allowing for
accurate fault detection on low cost hardware.
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Electrical systems today require higher levels of reliability and self diagnosis.
With the advent of long life electronics for biomedical and commercial appli-
cations, the need for fault diagnosis to help achieve higher levels of reliability
will become more important. Real time fault detection in dc-dc converters
is an important step to building higher reliability systems. If faults can be
detected early they can allow the converter to change its operating parame-
ters, or if it is operating with a smart system it may be able to communicate
its health to the load or supply, allowing other parts of the system to adjust
accordingly - allowing for longer operation - and prevent catastrophic failures
from occurring unexpectedly.
Fault-tolerance may be defined as the ability of a system to adapt and
compensate in a planned, systematic way to component faults and keep
delivering, completely or partially, the functionality for which it was de-
signed. Fault-tolerant electrical power supplies are paramount in many appli-
cations, ranging from safety- and mission-critical systems for aircraft, space-
craft and automobiles, to communication systems, computers supporting fi-
nancial markets, and industrial control equipment. In all these applications,
power electronics systems are the essential building blocks of the electric
power supply.
1.1 FDI in power electronics
Fault detection in power electronics, and for electronic circuits in general, has
existed for many years; however, only recently has the processing power of
embedded computers increased to the point where complex and fast digital
filters are able to be implemented cheaply enough to allow small computa-
tional units to run complex real time filters to detect the presence of faults
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in real time. Many existing topologies have been proposed to detect faults,
such as the addition of thermal sensors to detect excessive power loss or failed
components, limits built into controller chips that can sense over-current or
over-voltage conditions or the addition of extra sensors to the power con-
verter.
In a power electronics system, key elements to achieving fault tolerance
are: component redundancy, a fault diagnosis system, and a reconfiguration
system that, upon information provided by the diagnosis system, removes
faulty components and usually substitutes them with redundant ones. A
fault diagnosis system executes three tasks [1]: i) detection makes a binary
decision whether or not a fault has occurred, ii) isolation determines the
location of the faulty component, and iii) a severity assessment determines
the extent of the fault.
In general, methods for fault diagnosis can be broadly classified into three
categories [1]: i) model-based, which includes observer-based detection filters
and fault knowledge-based methods that can point to specific faults by mea-
suring certain variables; ii) artificial intelligence, which uses neural networks
and fuzzy logic to develop expert systems that, once trained, can point to
specific faults; and iii) empirical and signal processing methods, which use
spectral analysis to identify specific signatures of a certain fault.
1.2 Current work using FDI in power electronics
In the context of power electronics, there has been work on fault knowledge-
based methods [2, 3, 4]. There has also been substantial work on the appli-
cation of artificial intelligence [5, 6, 7], and signal processing methods [8].
In this thesis, we focus on developing observer-based fault diagnosis meth-
ods for power electronics systems. In particular, we extend the method for
fault diagnosis of linear time-invariant (LTI) systems developed by Beard in
[9] and Jones in [10], to switched-linear systems commonly encountered in
power electronics. In the Beard-Jones method, a detection filter with the
same structure of a Luenberger observer (see, e.g., [11]) is constructed. In
the absence of faults, the filter works exactly the same way as the Luen-
berger observer, and the state estimates obtained from the filter converge to
the actual values asymptotically. If a fault occurs, the state predicted by
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the detection filter differs from the true state of the system. For particu-
lar faults, by appropriately choosing the filter gain, the filter residuals have
certain geometrical characteristics that make the fault identifiable.
1.3 Relevance
Partly faulted components in power circuits can cause a multitude of prob-
lems, causing premature failure or a catastrophic failure in other components.
For a simple boost or buck converter, component failures such as soft capac-
itor faults or bad solder joints near high temperature components can slowly
degrade over time causing gradual degradation of performance. Loss of con-
verter functionality can cause catistrophic failures in componenets that are
powered by the converter.
1.3.1 Electrolytic failure
One example of a common component failure in power converters is the
electrolytic capacitor. With a mean time between failures between 10,000
and 100,000 hours [12], failures due to capacitor ageing are quite high after
a few years of operation. A common soft fault in electrolytic capacitors is a
slow ageing process causing the ESR of the capacitor to increase slowly over
the lifetime of the unit [12]. Once the ESR increases beyond the designer’s
limits the capacitor is said to have failed. This increased internal resistance
causes the capacitor to heat itself further, causing a runaway effect near the
end of the capacitor’s life. In the case of a power supply - if this was detected
early - the capacitor could be repaired, or the power supply could operate at
reduced capacity near the end of its life, allowing for graceful degradation of
its performance. Also in this case reducing the load would reduce the ripple
on the output capacitance - thus extending the life of the damaged supply.
In situations where repair is difficult this performance/operational trade-off
can sometimes be accepted or preferred instead of a binary outcome.
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1.3.2 Inductor failure
Inductor failures are usually due to heat or mechanical stresses on the wind-
ings, causing shorts or open circuits due to manufacturing flaws or electrical
overstresses. A common cause of inductor failures is corrosion [13] which can
cause failures in the winding insulation or where the inductor is soldered to
the board.
1.3.3 Solder joint failure
A second example of a common failure mode for electronics used in power
supplies is the failure of a solder joint on the PCB. Many modern power
supplies are using more exotic components which can withstand higher tem-
peratures. This puts higher stresses on the copper PCB and related solder
joints. Over the lifetime of the supply there may be mechanical stresses
on the board, especially for parts which are in high vibration environments.
Similar to the capacitor failure mode mentioned above a small failure can
grow into a larger failure over time due to increasing the resistance around a
solder connection causing increased local heating, further stressing the con-
nection and leading to premature failure. If partial failures happen, longer
lifetimes can be achieved by reducing stresses on these components [14].
1.4 Our approach
Our approach to detecting faults uses a software observer running on a DSP in
real time. This model uses measurements from the actual circuit to compare
the model operational parameters to the actual system to generate an error
residual. The error residual is then used as a fingerprint to determine the
magnitude and type of error, which is then used to alert the user or other
subsystem to the failure.
1.5 Use of existing hardware
Using existing intelligent controllers in the converter can provide significant
cost and manufacturing savings. Thus the observer is implemented in soft-
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ware on a C2000 DSP. This DSP is often used in high performance power
electronics including motor drive controllers and multiphase inverters. In-
corporating the observer into an existing design can allow for an inexpensive
method for adding fault detection to existing power supply designs with little
modification.
1.6 Limitations
The piecewise linear observer needs to sample the system dynamics at a min-
imum of once each switch action. Furthermore the sampling window needs
to be small in comparison to the operating frequency of the converter so that
the initial conditions for the observer and final conditions of the converter
can be measured using a small enough time window so that the system does
not change appreciably during the measurement interval. Furthermore in the
current implementation there is a possibility that more instrumentation may
be required to determine the different states of the converter than what is
normally used by a conventional power supply, which can increase cost. The
hardware platform uses a minimum of four measurements for a buck, boost,
or flyback dc-dc converter, input voltage, output voltage, output current,
and inductor current. Many existing power supply designs use some com-
bination of these measurements, so it is not always necessary for additional
instrumentation to be added for the operation of the fault detection filter.
This implementation uses existing microprocessors such as digital signal
processors from Texas Instruments. This allows a low cost addition which
is adaptable to many existing solutions where the switching frequency is on
the order of tens of kilohertz. With our current hardware and a variable
time step solver we have found it easy to run our observer in real time with
switching frequencies up to 20 kHz using a DSP. While this is a low opera-
tional frequency for many power supplies in digital or personal electronics,
it is common for larger and more expensive dc-dc converters which have low
nominal operating frequencies such as those found in high power electronics
used in the automotive, industrial, and power distribution electronics; this
allows a solution to be implemented without costly or exotic hardware. Fur-
thermore, additional optimization of the filter may be possible, allowing the
observer to run on even lower cost hardware.
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CHAPTER 2
THEORY OF PIECEWISE LINEAR
OBSERVERS
Observers are well understood for control and estimation of linear systems,
and many previous works describe the use of averaged models for control of
switched power supplies. However these models cannot be used to detect
certain failures in switched systems. In this chapter we introduce the need
for piecewise linear observers.
In power electronics, it is common to use an averaged model of the sys-
tem to design the control. The use of averaged models together with the
Beard-Jones approach might look like a feasible solution for fault diagnosis
in power electronics systems. Careful analysis of certain types of faults, e.g.,
degradation in the output filter capacitor of a buck converter, shows that
this is not the case; i.e., a detection filter based on the averaged model of the
converter cannot capture this type of fault. To overcome the limitations of av-
eraged models for fault detection filter design, we use the converter switching
model and develop fault sensitive detection filters based on piecewise linear
observers [15].
2.1 Examples
An excellent example of a piecewise system is a buck power supply shown in
Fig. 2.1. The converter has two switches S1 and S2 of which during normal
operation, one or the other switch is on, allowing current to flow through the
inductor L. During normal operation switch S1 is kept on for some percentage
of the time which is related to the desired output voltage from the converter
as a percentage of the input voltage. When a switch action is implemented
the circuit is effectively reconfigured into a different circuit. For the model
of this circuit the matrix coefficients are changed to reflect the new physical


















Figure 2.1: Circuit equivalent of a buck converter
the matrix coefficients rapidly to reflect the actual circuit. Thus when the
converter is in state σ = 1 the observer will be in the corresponding state.
When the switches change, effectively reconfiguring the circuit into a different
topology, the observer needs to follow this change.
2.2 FDI filter design




where Aσ and Bσ are piecewise linear. When the configuration of the con-
verter changes, then the state matrices also change. We can define the num-
ber of configurations as P so that σ ∈ P . In the case of a simple buck or
boost converter operating in continuous mode the converter has two config-
urations. If we label these configurations [1, 2], then it can be said σ ∈ [1, 2].
To further understand the configurations of a switch mode power converter
take the example of a simple buck converter shown in Fig. 2.1.
When this converter is running in continuous mode it has two operating
conditions. For this example state σ = 1 is when S1 is on and S2 is off.
State σ = 2 is when S1 is off and S2 is on. The converter alternates between
these two states rapidly with a switching period of 10 kHz as defined by the
controller and the duty cycle. Whenever the switches change their configu-














Figure 2.2: Configuration σ = 1
the circuit. If we choose the states in the circuit to be Vc and IL, the state
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Writing these equations in matrix form we get




























































Looking at the equivalent circuit model for this system we can see the
















Figure 2.3: Configuration σ = 2
2.3 Integrator solver
How do we solve the equation in the time domain? One method is to integrate
both sides of the equation
x(t)
dt
= Ax(t) +Bu(t) (2.7)
We can find the state of the system at some future t=T providing the input
u is known for all t0 < t < T ; this input can be gathered in real time by
measuring the inputs to the circuit. Using this approach we can sample
the system and compute the output of the observer many times each time
it switches on or off. This does work but is rather crude as it requires
a very small time step to get accurate results for a fixed time step solver.
Unfortunately dc-dc converters normally run at high frequencies. Most dc-dc
converters run above 20 kHz, so a small time step relative to the switching of
the converter would require at least 10 steps per switching cycle, leading to
a sampling frequency of at least 200 kHz. Even with this high sampling rate
the results from this method are not as accurate as we would hope. Taking
the system dynamics and moving to the frequency domain it can be shown
that if the state equations are expanded in a Taylor series they will have
to be truncated at the Nyquist rate. With a sample rate of 200 kHz, the
Nyquist rate starts at 100 kHz. Thus we can only expand out this series a
few terms until it gets truncated. Looking at the waveforms of the inductor
and capacitor current and voltage we see they are triangular and thus to
properly capture the dynamics would need many terms of the power series to
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be present to approach a good approximation of the original. Thus using a
method of discrete time sampling to approximate the system running at the
speeds required for high performance dc-dc converters would be challenging
using low cost hardware.
2.4 Explicit solver
A better way to estimate the state of the system is to use an explicit solver.




= Ax(t) +Bu(t) (2.8)
is the equation
x(t) = eAtx(0) + A−1(eAt − I)Bu(t) (2.9)
This yields an exact solution of the system at time t provided we know the
exact state of the system at t(0), the input u(t) and the system dynamics.
Since the converter hardware is not changing between switch actions, the
matrices A and B are static while in states σ = 1 and σ = 2. If the start-
ing state, x(0), is measured, then the only time-varying parameter is u(t).
However for many power conversion systems the output slew rate is slow in
comparison to the switching frequency. Thus for converters that drive static
or slowly varying loads the input u(t) can be approximated as constant over
the timescale of each switching cycle. The explicit solver is used to solve for
the next state of the converter; then the coefficient matrices A and B are
switched and the state at x(t) is used for the next starting state
x(t+ τ) = eAσx(t) + Aσ
−1(eAσt − I)Bσu(t) (2.10)
This is the method used with the addition of an observer to calculate the
estimated system parameters at each switch action. This method has more
advantages than the integrator method mentioned above as it requires only
one calculation per switch operation, and it preserves all the system dynamics





The fault detection filter is implemented in hardware using a custom switch-
ing converter circuit that can be easily reconfigured to allow testing of several
types of power supply topologies, notably buck, boost, and flyback converter
types. The converter is instrumented and measurements are fed into a DSP
to allow the observer filter to run in real time alongside the actual hardware.
The DSP has several different interfaces including a real time LCD display
which shows the health of the converter as shown in Fig. 3.1. The block
diagram of the entire converter is shown in Fig. 3.2 and includes a sepa-
rate power supply, electronic load, converter and DSP that is controlled by
a standard desktop PC. The full schematic of the converter is in Appendix
A.
Figure 3.1: Test Platform Hardware health display
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Figure 3.2: Hardware block diagram
3.1.1 Power electronics stage
The power electronics stage, shown in Fig. 3.3, connects to a bench power
supply on the input, an electronic load on the output, and the DSP for sen-
sor and control signals. The DSP measures input current, voltage, output
current and voltage as well as inductor current. It can control three separate
MOSFET switches which operate between the supply and inductor or trans-
former, output and inductor and transformer, and an open collector switch
that can be used to switch in and out loads, or wired to generate faults in
components. All switches can be bypassed or shorted by jumpers, thus taking
them out of the circuit as needed to minimize the unwanted effects of volt-
age drops and power losses which are not present in the observer model for
components which are not active in specific configurations. For example, the
switch used for boost operation is shorted when the converter is configured
for buck operation.
3.1.2 Sensors
The power supply is monitored by current and voltage sensors on the input















Figure 3.3: Converter power stage
and current through the inductor are measured. The current measurements
are taken using an allegro ACS714 high precision Hall effect sensor [16].
This sensor has an isolated current path which allows it to be placed at any
potential in the circuit. Each current sensor is connected through a filter and
voltage divider to convert its 0-5 V output to a suitable 0 - 3.3 V range used
by the DSP input ADC. This sensor has added measurable additional noise
due to the fact that the internal gain amplifiers are chopper stabilized, thus
generating some external ripple on the output of the sensor.
Voltage measurements are performed by attaching the corresponding node
of the circuit through a 10 kΩ variable resistor to divide the voltage down to a
range the DSP can handle. This voltage is also capped by reverse protection
diodes to ground and the 3.3 V rail to prevent any unexpected damage to the
DSP from voltage spikes above the or below the DSP’s acceptable voltage
range.
Due to the design of the DSP analog-to-digital converter, the measure-
ments must be buffered to provide a low impedance source for the inputs.
This is done using two low-noise four-channel operational amplifiers con-
nected as voltage followers [17]. This buffering allows the DSP to sample the
inputs using small sampling windows to get an accurate state of the converter
at switch transitions.
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3.1.3 Digital signal processor
The core of the hardware platform is the digital signal processor. This pro-
vides digital control to allow the converter to track output voltage and cur-
rent, and also hosts the observer and detection filter. The digital signal pro-
cessor is a TMS320F28335 DSP from Texas Instruments [18]. It is designed
for embedded control systems as well as motor and power supply control, and
is the only DSP in its product class to feature a hardware floating point unit
(FPU). Using the FPU to perform calculations greatly simplifies the soft-
ware design requirements. Furthermore this DSP includes a built-in sigma
delta analog-digital converter which is used to sample the state of the hard-
ware [19]. This allows customizable sample windows, as well as simultaneous
sampling of all measurement channels to occur. For the piecewise linear ob-
server, the sample windows must be small compared to the evolution of the
system state to provide almost instantaneous sampling of all measurements.
This allows the system state to be precisely measured at switch intervals to
provide an accurate snapshot of the system state. The DSP also supports
high resolution PWM output which is used to control the converter switches
as well as drive the timing for the sampling of the analog-digital converter
[20]. The PWM timer block generates a software interrupt whenever the
output state changes, thus allowing a software trigger for the analog-digital
converter, allowing the DSP to sample all measurements in time with switch
changes. This tight integration of measurements and control allows the DSP
to accurately measure the system state at the exact timing required for the
model to evolve using linear dynamics.
For measurement purposes the DSP has a high speed external memory
interface which allows recording of measured data as well as the evolution of
system states accurately and at full speed. To do this at each time step the
measurements and system states are written into the external memory until
the memory is full; then the capture is stopped and the capture is written out
through a serial link to the computer at non-real-time speed. This is similar
to having a trigger based digital storage oscilloscope built into the DSP, and
is very useful for highly accurate debugging and the gathering of results.
This high speed capturing of data can also be configured to trigger events
while the system is capturing data through the computer interface, which
allows the observation of system transitions from one operating condition
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to another. For example if the system dynamics of a load transient are to
be captured, the DSP can capture data for several hundred cycles before
the transient, trigger the third FET causing the load resistance to change,
and continue to capture data in real time for several thousand cycles after
this event. This capability makes it an excellent way to capture all system
parameters and data during a transient.
3.1.4 Supply and load
The power circuit is powered by a Kenwood PD56-10D benchtop adjustable
output lab bench power supply. The load consists of a HP 6060B electronic
load interfaced to the control computer through a GPIB port.
3.2 Limitations
This test platform is built entirely with low cost hardware. For purposes of
experiments and due to processor speed, the switching frequency was chosen
to be 10 kHz. This was chosen to ensure that the ADCs on the DSP had
enough time to perform conversion over the widest possible duty cycle range
and also to allow the DSP enough time to solve for the filter residual during
each cycle. The level of noise as well as the maximum accuracy of the ADCs
on the DSP generate a lower bound on the level of fault that is detectable
in the observer. Furthermore this is highly dependent on the fundamental
requirements of the power supply.
For example, the ADC input on the DSP is 12 bits, with a range of 0 to
3.3 V. This gives an input voltage range that is scaled from 20 V down to




. If specification requires that the output voltage not
have a ripple higher than 50 mV, then there are only four usable bits that
will change between between a measurement of ripple. Detecting the change
in error with such a small number of differing states can prove futile however,
at high speeds the ADC has an even lower number of effective bits.
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3.3 Algorithms
The central algorithm which the DSP solves is the explicit solution to the
equation x(t)
dt
= Ax(t) + Bu(t). To solve this equation the observer must
calculate eAt for each switching period. There are many ways to compute
matrix exponentials; however when time is critical, a computationally effi-
cient manner of computing the exponential is needed. The Pade´ squaring
and scaling algorithm was chosen as an adequate candidate [21].
To design the software to solve fixed size matrix exponentials, C code was
generated from the Matlab demo file expmdemo1 to test the effectiveness of
computing the solution using this method. However when this was done it
was found that for small embedded systems the C code generated by Matlab
was inefficient for many parts of the algorithm. For example, part of the al-
gorithm requires scaling the input and output values of the matrix by powers
of two, which is extremely easy to perform in software using the arithmetic
shift operation and takes 1 CPU cycle to perform. However in code generated
by Matlab the scaling was performed using division, which can be a timely
CPU operation. Repeated scaling and squaring is a key part of the algorithm
so the entire matrix exponential algorithm was written from scratch.
The observer has an upper bound on the time it can take to calculate the
next step in the simulation. However the real world measurements can have
samples that come in very short succession when the duty cycle is near 0 or
100%. To help mitigate the need to do each iteration before the subsequent
measurement, the measurements are pushed into a circular ring buffer and
removed when the filter has finished its calculation and requires another
measurement. This allows for the requirement that during each switching
period the algorithm needs to perform two iterations; however, it does not
matter how long each iteration takes as long as they finish with an average
time of less than the time it takes for the converter to complete one switching
cycle.
This method introduces some delay into the detection of faults. However
the worst case behavior will be if the output of the filter generates its result
halfway though the next switching cycle. Thus for this implementation it




The first approach that was used to solve the observer equations was an
integrator solver, with one integrator for each state. The solver ran at a
fixed frequency of 10 times the switching frequency, 10 kHz. The integration
based solver was first designed in Simulink and it was attempted to be ported
to the DSP. However the code generated from the Simulink code could not
run fast enough on the hardware used, so the algorithm was manually ported
to the DSP written in C using interrupt driven hardware. Using this method
the integration solver ran in real time on the hardware.
3.3.2 Explicit solver
Following the approach used by the integration solver, the explicit solver was
first tested using a system model written in Matlab before being ported to
the DSP. In the explicit solver the interrupt software was rewritten to trigger
measurements slaved from switch events which were controlled by a software
PWM control loop on the DSP. The ADC measurements are slaved from
the PWM controller to take one complete measurement of the system state.
Each set of measurements is then pushed into a ring buffer that allows the
algorithm to run with a fixed, known time step while the measurements are
pushed into the ring with different interval timing. This allows the variable
time step measurements to be computed within a fixed time. Finally the
output of the explicit solver is then placed into a feature detection filter that
converts the measured error of the system state into a specific failure case.
The code listing for the explicit solver is listed in Appendix C.
Voltage Controller
The DSP uses a PID controller implemented in software to regulate the out-
put voltage so it is set to a known value. This is implemented by measuring
the output voltage of the converter - and setting the reference voltage using
serial commands from a computer. Each iteration of the converter the error




4.1 Detectability of faults
For an observer to be effective at detecting faults, the integrity of the detec-
tion filter must be determined. For a simple observer based fault detection
circuit, the output of the filter is the error between the actual measurements
and the simulated system. In the case of a piecewise linear observer for a
buck or boost converter, the states are the storage elements. The most useful
outcome of this system would be to detect any fault in the circuit as well as
the severity.
4.1.1 System model
The simulation assumes perfect switching. This is not the case in reality as
all switches have some finite time to transition from their on to off state;
however, since the actual hardware runs at a slow speed, switch transitions
take only a small fraction of the cycle time and thus can be assumed to be
instantaneous. Finally this perfect system model ignores the effect of noise
in the system; however, the effects of noise will be considered later on.
4.1.2 Effects of noise
An observer based fault detection filter consists of an observer, a physical
system, sensors, and external noise. The effects of noise on the stability of
the observer and its ability to detect faults are directly related. If there is too
much noise or sensor variation in the measurements, the observer is effectively
useless as the signals that it is attempting to measure will be buried in the
noise. To model this behavior we can model the observer using a standard
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system model of an observer with noise added. For the purpose of these
experiments the level of noise input to the observer through the DSP was
measured using two methods.
4.1.3 Idle noise
The first measurement that was taken was measuring the jitter of any DSP
measurements when the converter was not running but all sensors were on.
4096 samples of data were measured and both the average and maximum
values were recorded for each measurement channel. Iterating over several
times, the amount of noise present in the sensors was determined. It can
be noted that different sensors have different noise levels. In the case of the
current sensor we were using, a chopper stabilized op amp used in the gain
stage caused increased noise levels to be present.
4.1.4 Running error
The second set of noise measurements taken was to determine the accuracy
of the measurements in relation to each other at a nominal operating point.
For this measurement the converter was switched on with a fixed duty cycle
as well as source and load. Then again the measurements were recorded over
thousands of cycles. Finally the measurements were linearized around this
fixed operating point and the difference between nominal values and mea-
sured values was calculated for each measurement. Finally the average and
maximum of these values were calculated to determine the average and maxi-
mum deviation around nominal measurements. This allows the measurement
of the ability of the sensors to measure each sensor in the system while run-
ning at a fixed steady state equilibrium to find the measurement jitter, or
noise present present around a specific operating point of the converter.
4.1.5 Simulation
To test the ability of the system to detect faults, simulations were developed
to determine the minimum detectable faults in the presence of noise in the
sensors. To do this a model of the converter was built in Matlab using
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a piecewise linear system model listed in Appendix D.6. A piecewise linear
observer was connected to the output of the model and both are simulated in
tandem using the parameters in Table 4.1. Finally the power supply model
allows faults to be injected into different components. For energy storage
elements the faults that can be injected vary from the component’s nominal
value up to a fully failed component that does not perform at all. In the case
of the capacitor, the capacitance would vary from its nominal value down
to zero. For parasitic elements such as Rd, Rdson, and RESR, the failure is
modeled as a resistance that varies from its nominal value up to several ohms.
This takes into account a physical circuit where it is possible to model bad
solder joints or other faults as an increased resistance in this leg of the circuit
due to excessive heating.
The results of the simulation are generated by sweeping each component
failure level from no failure to full failure in 10 discrete steps. The graphs
show the error vector of the observer. Furthermore a bounding circle repre-
senting the uncertainty due to noise is graphed around the center of the error
graph. It is assumed that when the error generated by a failure falls within
this circle, then the fault will be hidden within measurement uncertainty,
and thus cannot be flagged as an error.
Capacitor faults
Two types of faults are common in capacitors; a common problem in elec-
trolytic capacitors, for example, is the gradual increase of the series resistance
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of the capacitor. A second form of wear-out that can happen is a decrease in
capacitance; for example, in ceramic capacitors the capacitance can decrease
over time due to oxide vacancy migration. We can model a capacitance fault
as C(t) = C +λc(t), where λc goes from zero to -C. If we substitute this into
Eqn. 2.5 and Eqn. 2.6 it is possible to factor out the error dynamics from the



























for both matrices in the switched observer. In this case it is easy to see
the error dynamics point directly along the direction Vc and are symmetrical
around zero. The effectiveness of detecting this is quite low for our converter.
If we look at the output of the error filter it can easily be seen that the filter
only detects capacitor fault errors that are greater than 90% of its nominal
value as seen in Fig. 4.1














Capacitor fault Difference Equations
Figure 4.1: Capacitor fault error residual
A second method in which the capacitor may fail is through increasing
ESR. Depending on the capacitor type, this may be due to normal operational
wear, sudden failure of the electrodes in the capacitor, or external damage.
High levels of failure can cause high levels of ripple on the output, increased
heating of components, and increased levels of stress on other components.
An ESR fault can be described as RESR(t) = RESR+λESR(t), where λESR(t)























which is symmetric around an error of zero. However it is interesting to note
that the magnitude of the error depends on the output load; thus at low
loading of the supply, it becomes progressively harder to detect a fault. For
a nominal operating condition of the test supply it is easy to detect ESR
failures. Sweeping the ESR from a nominal value to several ohms we can
see that almost any deviation outside of a nominal value is outside the noise
threshold, as shown in Fig. 4.2.



















 fault Difference Equations
Figure 4.2: ESR fault
Inductor fault
Inductor faults can permanently damage a power supply; if an inductor wind-
ing shorts it can cause overcurrent in the switches, causing them to fail. If
a winding-to-winding short occurs, then excessive power is dissipated in the
shorted winding causing heat to build up in the inductor causing further
damage to the inductor or overheating of components nearby. In the case of
inductance change in the inductor, the fault vector becomes Eqn. 4.3 when
22

































































Running simulations for the inductor fault shows that for the case of the
test converter it is easy to detect inductor faults. Furthermore most small
power inductors are built with fewer than 100 turns. And often due to
coil geometry, faults will happen either directly across adjacent windings or
between winding layers. Thus with such inductors even small failures such
as a shorted winding would be detectable with this system. To demonstrate
this, Fig. 4.3 shows a simulation of inductor faults ranging from an inductor
losing some inductance all the way to being replaced with a circuit element
with no inductance. The second type of failure commonly associated with
inductors is an increase of the series resistance of the inductor. This can
be caused by failures in the wire, manufacturing failures or manufacturing
defects in the inductor. This can be modeled by RL(t) = RL + λRL(t). In
the case of a fault, λRL(t) will increase. For purposes of this simulation RL













This fault vector is very similar to the inductor fault vector; however, for
both matrices this fault vector points along the same direction instead of


















Inductor fault Difference Equations
Figure 4.3: Inductor fault error residual
Diode resistance failure
If the diode or FET used to switch the inductor to ground fails it could short
to ground, causing no output and damaging the input transistor. A second
failure mode is failing open, this would cause a large negative voltage spike
on the input FET. Also increases in the device resistance could signify early
stage failures in the device such as lead separation. To model the failure of
S2 we can separate out the fault dynamics of the equivalent resistance Rd
and it can be shown that these fault dynamics only show up in one switched












The output of the error dynamics shows that detecting changes in the diode
resistance between its nominal value and 1 Ω is accomplished as long as the
resistance is above 0.2 Ω for this circuit and power level as shown in Fig. 4.5.
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Rinductor fault Difference Equations
Figure 4.4: RL fault













Rd fault Difference Equations
Figure 4.5: Rd fault dynamics
S1 Failure
Most commonly S1 is a FET transistor driven by gate drive logic signals.
Common failures include this switch getting stuck on or off, or if the physical
device fails, an increase or decrease of the equivalent resistance of the device.
Commonly if this switch fails open then the circuit cannot supply any power
to the output but can be replaced if needed; however if the switch fails closed,
the circuits connected to the output will get damaged. The fault dynamics
25

















The fault dynamics for a failure causing a resistance increase in Rdson only
show up in the dynamics of the observer model when operating in σ = 1 and












Finally if the FET has an increase in its resistance, then it can be detected
if its nominal resistance increases beyond a few hundred milliohms as shown
in Fig. 4.6.
















Rdson fault Difference Equations
Figure 4.6: Rdson fault dynamics
4.1.6 Conclusions of fault detectability
It is shown that the output of an observer based fault detection filter can
be used to both detect and characterize both the magnitude and type of
fault for individual components in a buck converter. Using this method it
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is possible to detect specific levels of faults depending on the magnitude
of the fault as well as the operating parameters of the converter and the
accuracy of measurements taken by the converter. Not all levels of faults can
be detected, and for some components such as the capacitor, detecting any
fault but the largest can become difficult for the observer; however, for most
converter parameters, variations are at least as large as noise measurements
in the example system and are thus detected. Further work that could be
conducted in this research could include a study on the reliability of the
fault detection filter, studying measurement systems which are low cost, and
porting the filter to smaller and lower power computational resources to
reduce cost.
4.2 Raw measurements
The raw measurements are read from the converter over a serial and then
saved into a Matlab workspace. An example of the raw data that is captured
is in Fig. 4.7. This shows all the states of the observer as well as the
sample by sample measurements of the converter state as measured by the
DSP. Finally the system configuration parameter shows the internal state
of the observer state machine which alternates between the different states
of the converter σ = [1, 2]. This allows the processing software to separate
out measurements that are for each state. The rest of the measurements
shown are error measurements, which is the difference between the measured
values and the observer values. Their level of deviation from zero is the error
residual, and thus a measure along each individual axis of the failure level of
the converter.
4.3 No fault static behavior
Observer performance was measured over a wide output operating range to
validate the full operation of the observer without faults. To perform this
an automated load was used in conjunction with a Matlab script to switch
the load resistance and converter output voltage. For each output voltage























































































































Figure 4.8: System dynamics with no faults and load of 5 Ω
observer state was saved. This allows the observation of the state and mea-
surements over a significant period of time. Using the file in Appendix D.1
the load is controlled over GPIB and the measurements and output voltage
of the converter are set and gathered using a serial link to the DDSPSP.
Using the internal measurements of the converter, the no fault behavior was
measured over a subset of 250 samples from the converter while it was switch-
ing at several different load levels and output voltages. It was determined
that an approximate worst case of noise preset was less than 0.1 V for the
capacitor voltage and 0.3 for the inductor voltage as shown in Fig. 4.8.
4.4 Faulty output capacitor
For the faulty output capacitor the ESR was tested as this is the most com-









































Figure 4.9: System dynamics with no faults and load of 10 Ω
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Figure 4.10: System dynamics with faulted ESR and load of 2 Ω
mance. Since the simulations have shown above that reducing the output
capacitance does not have as appreciable an impact on circuit performance,
and that most common failure modes that include sudden or slow capaci-
tor degradation manifest themselves in the form of increased ESR, the test
setup only included the output capacitance to be varied. To test this setup
the output capacitor was wired in series with common resistors of varying
types, sweeping from 2 Ω to 20 Ω. Only a few of the results are shown here
in the interest of space, but the full set of measurements is available. It is
easy to see in the comparison from the no fault system behavior shown in
Fig. 4.8 and 4.9, that when the ESR increases in Fig. 4.10 the error residual
increases away from zero. This is exactly as we would hope based on Fig.
4.2. Also as the load to the converter is changed, as is the case in Fig. 4.11,
it is important to note that the level of fault is independent of the output
load.
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Figure 4.11: System dynamics with faulted ESR and load of 10 Ω
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Figure 4.12: System dynamics with faulted inductor and load of 5 Ω
4.5 Faulty inductor
The observer performance with respect to the inductor was also tested in a
similar manner to the capacitor test. First it was connected in series with
a resistor simulating a soft failure of the inductor. This could be caused
by a bad solder joint, damage to the windings, etc. However inductor mea-
surements were not as successful as those for the capacitor, namely because
the current sensors used had a higher noise floor than the circuit used to
measure voltages. This additional noise makes it difficult to distinguish be-
tween the different levels of failure. However the average failure errors have
been marked by a circuit at their mean value. This allows one to see the
progression of component failure by the inductor as shown in Fig. 4.12 and
Fig. 4.13. However this graph, while still showing the general trend of the
inductor failure in state 1, does not display any clear trend in state 2 due to
noise.
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This experiment proved that a software based observer can detect hardware
faults in real time from simple measurements taken from the hardware and
compared with the converter model. The experiments showed that it is possi-
ble to detect specific types of component failures during operation. However
not all component faults could be accurately detected. Furthermore the con-
verter interface is able to display converter health information in real time,
which is extremely helpful for both debugging problems and tuning. After
designing two separate observers, one using a course integrator based solver
and a second using an explicit solver, the clear winner in terms of accuracy
and performance is the explicit solver.
5.2 Failures
While the experiments proved that the technique was useful for detecting
certain faults, it was difficult to detect some faults which could manifest
in the system and to distinguish certain faults which generate very small
fault signature vectors due to noise. These challenges, in combination with
expected noise in the combined system, made the detection of capacitor
faults, and changes in the series resistances of switches, difficult. Thus faults











































































































































































































































































































































































































































































































































































A B C D E


































The noise of all measurements in the experimental setup must be quantified
to determine the minimum level of detectable fault, and also the level of
accuracy of all measurements used to estimate the observer state.
To determine the level of noise that would be present in all measurements
one can calculate the expected noise contributions from each analog compo-
nent of the measurement system. For the platform presented, the measure-
ments have several major sources of noise. First, current sensors have built in
amplification, which uses a chopper stabilized op-amp to generate an output
with less drift but more noise. This is then scaled using variable resistors
and then buffered using a discreet op-amp. Finally the result is converted
using an ADC before being sent into the software algorithm.
Working backwards from the algorithm, the minimum detectable voltage




or 0.8 mV. However this number
will get even worse as the effective resolution decreases with smaller sampling
windows and higher conversion speeds. According to the electrical character-
istics of the ADC peripheral on the DSP, at 100 kHz the SNR is 68 dB and
the converter will operate with an ENOB of 10.9. Since the converter may
sample output duty cycles as low as 10% of 10 kHz it is within the normal
operating range of the ADC to have as few as 100 µs between samples. This
gives a minimum detectable voltage at the input of the converter of 1.7 mV
above the noise floor.
For optimal system performance the noise level of all components feeding
into the ADC should have a noise floor below the ENOB noise floor. This
will allow the largest level of inaccuracy to be from the quantization and






Ezdsp28335SwitcherMain . c − Main Program to p ro v i d e o b s e r v e r based f a u l t d e t e c t i o n
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This program i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
#include " s t d i o . h "





// i n t e r r u p t vo i d s imu l a t i o n ( vo i d ) ;
i n t e r rup t void cpu t ime r 0 i s r (void ) ;
i n t e r rup t void ad c i s r (void ) ;
i n t e r rup t void pwm3 isr (void ) ;
volat i le unsigned char dumpready ;
typedef struct s to rage {
f loat i n t e r n a l s t a t e s [ 1 1 ] ;
} s to rage ;
// s t r u c t s t o r a g e b i g s t o r e ;
#pragma DATA SECTION(mystorage , " Z O N E 7 D A T A " ) ;
struct s to rage mystorage [ ( 0 x010000 /( s izeof ( s to rage ) ) ) ] ;
int s to ragecounte r ;
// f l o a t temp1 ;
f loat vcError ;




f loat pwmval ;
f loat Ref f ;
// uns igned char ave ragecoun t ;
// v o l a t i l e uns i gned char f a u l t t r i g g e r ;
FIRstruct VcFIR ;
FIRstruct I lFIR ;
// l ong p r e r o l l ;
unsigned char adcconvert ing ;
unsigned char missedsample ;
// Conf i gure t h e t iming paramaters f o r Zone 7 .
// Notes :
// This f u n c t i o n shou l d not be e x e cu t ed from XINTF
// Adjus t t h e t iming based on the data manual and
// e x t e r n a l d e v i c e r e qu i r emen t s .
void i n i t z o n e 7 (void )
{
/∗ // Make sure t h e XINTF c l o c k i s enab l e d
SysCtr lRegs .PCLKCR3. b i t .XINTFENCLK = 1;
// Conf i gure t h e GPIO f o r XINTF wi th a 16− b i t da ta bus
// This f u n c t i o n i s in DSP2833x Xintf . c
I n i tX in t f 1 6Gp i o ( ) ;
EALLOW;
// A l l Zones−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
// Timing f o r a l l zones based on XTIMCLK = SYSCLKOUT
Xint fRegs .XINTCNF2. b i t .XTIMCLK = 0;
// Bu f f e r up to 3 w r i t e s
Xin t fRegs .XINTCNF2. b i t .WRBUFF = 3 ;
// XCLKOUT i s enab l e d
Xin t fRegs .XINTCNF2. b i t .CLKOFF = 0 ;
// XCLKOUT = XTIMCLK
Xint fRegs .XINTCNF2. b i t .CLKMODE = 0;
// Zone 7−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
// When us ing ready , ACTIVE must be 1 or g r e a t e r
// Lead must a lways be 1 or g r e a t e r
// Zone w r i t e t im ing
Xin t fRegs .XTIMING7 . b i t .XWRLEAD = 1;
Xin t fRegs .XTIMING7 . b i t .XWRACTIVE = 2 ;
Xin t fRegs .XTIMING7 . b i t .XWRTRAIL = 1 ;
// Zone read t iming
Xin t fRegs .XTIMING7 . b i t .XRDLEAD = 1;
Xin t fRegs .XTIMING7 . b i t .XRDACTIVE = 3 ;
Xin t fRegs .XTIMING7 . b i t .XRDTRAIL = 0 ;
// don ’ t doub l e a l l Zone read / w r i t e l e a d / a c t i v e / t r a i l t im ing
Xin t fRegs .XTIMING7 . b i t .X2TIMING = 0 ;
// Zone w i l l not sample XREADY s i g n a l
Xin t fRegs .XTIMING7 . b i t .USEREADY = 0;
Xin t fRegs .XTIMING7 . b i t .READYMODE = 0;
// 1 ,1 = x16 data bus
// 0 ,1 = x32 data bus
// o t h e r v a l u e s are r e s e r v e d
Xin t fRegs .XTIMING7 . b i t . XSIZE = 3 ;
EDIS ;
// Force a p i p e l i n e f l u s h to ensure t h a t t h e w r i t e to
// the l a s t r e g i s t e r c on f i g u r e d occur s b e f o r e r e t u r n i n g .
asm(” RPT #7 | | NOP”) ;
∗/
EALLOW;
/∗ Perform a d d i t i o n a l c o n f i g u r a t i o n o f t h e XTINF f o r speed up ∗/
XintfRegs .XINTCNF2. b i t .XTIMCLK = 0 ; // XTIMCLK=SYSCLKOUT/1
XintfRegs .XINTCNF2. b i t .CLKOFF = 0 ; // XCLKOUT i s enab l e d
XintfRegs .XINTCNF2. b i t .CLKMODE = 0 ; // XCLKOUT = XTIMCLK
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// Make sure w r i t e b u f f e r i s empty b e f o r e c o n f i g u r i n g b u f f e r i n g dep th
while ( XintfRegs .XINTCNF2. b i t .WLEVEL != 0) ; // p o l l t h e WLEVEL b i t
XintfRegs .XINTCNF2. b i t .WRBUFF = 0 ; // No wr i t e b u f f e r i n g
// Example : Assume Zone 7 i s s low , so add a d d i t i o n a l BCYC c y c l e s whenever
// sw i t c h i n g from Zone 7 to ano ther Zone . This w i l l h e l p avo id bus con t en t i on .
XintfRegs .XBANK. b i t .BCYC = 3 ; // Add 7 c y c l e s
XintfRegs .XBANK. b i t .BANK = 3 ; // s e l e c t zone 7
/∗ Zone 0 Con f i g u ra t i on ∗/
XintfRegs .XTIMING0. b i t .X2TIMING = 0 ; // Timing s c a l e f a c t o r = 1
XintfRegs .XTIMING0. b i t . XSIZE = 3 ; // Always w r i t e as 11 b
XintfRegs .XTIMING0. b i t .READYMODE = 1 ; // XREADY i s asynchronous
XintfRegs .XTIMING0. b i t .USEREADY = 0 ; // D i s a b l e XREADY
XintfRegs .XTIMING0. b i t .XRDLEAD = 1 ; // Read l e a d t ime
XintfRegs .XTIMING0. b i t .XRDACTIVE = 2 ; // Read a c t i v e t ime
XintfRegs .XTIMING0. b i t .XRDTRAIL = 1 ; // Read t r a i l t ime
XintfRegs .XTIMING0. b i t .XWRLEAD = 1 ; // Write l e a d t ime
XintfRegs .XTIMING0. b i t .XWRACTIVE = 2 ; // Write a c t i v e t ime
XintfRegs .XTIMING0. b i t .XWRTRAIL = 1 ; // Write t r a i l t ime
/∗ Zone 6 Con f i g u ra t i on ∗/
XintfRegs .XTIMING6. b i t .X2TIMING = 0 ; // Timing s c a l e f a c t o r = 1
XintfRegs .XTIMING6. b i t . XSIZE = 3 ; // Always w r i t e as 11 b
XintfRegs .XTIMING6. b i t .READYMODE = 1 ; // XREADY i s asynchronous
XintfRegs .XTIMING6. b i t .USEREADY = 0 ; // D i s a b l e XREADY
XintfRegs .XTIMING6. b i t .XRDLEAD = 1 ; // Read l e a d t ime
XintfRegs .XTIMING6. b i t .XRDACTIVE = 2 ; // Read a c t i v e t ime
XintfRegs .XTIMING6. b i t .XRDTRAIL = 1 ; // Read t r a i l t ime
XintfRegs .XTIMING6. b i t .XWRLEAD = 1 ; // Write l e a d t ime
XintfRegs .XTIMING6. b i t .XWRACTIVE = 2 ; // Write a c t i v e t ime
XintfRegs .XTIMING6. b i t .XWRTRAIL = 1 ; // Write t r a i l t ime
/∗ Zone 7 Con f i g u ra t i on ∗/
XintfRegs .XTIMING7. b i t .X2TIMING = 0 ; // Timing s c a l e f a c t o r = 1
XintfRegs .XTIMING7. b i t . XSIZE = 3 ; // Always w r i t e as 11 b
XintfRegs .XTIMING7. b i t .READYMODE = 1 ; // XREADY i s asynchronous
XintfRegs .XTIMING7. b i t .USEREADY = 0 ; // D i s a b l e XREADY
XintfRegs .XTIMING7. b i t .XRDLEAD = 1 ; // Read l e a d t ime
XintfRegs .XTIMING7. b i t .XRDACTIVE = 2 ; // Read a c t i v e t ime
XintfRegs .XTIMING7. b i t .XRDTRAIL = 1 ; // Read t r a i l t ime
XintfRegs .XTIMING7. b i t .XWRLEAD = 1 ; // Write l e a d t ime
XintfRegs .XTIMING7. b i t .XWRACTIVE = 2 ; // Write a c t i v e t ime
XintfRegs .XTIMING7. b i t .XWRTRAIL = 1 ; // Write t r a i l t ime
EDIS ;
In i tXint f16Gpio ( ) ;
/∗ Flush p i p e l i n e to ensure t h a t t h e w r i t e i s comp le t e . Wait to be sure . ∗/
asm( " RPT #6 || NOP " ) ;
}
I s t r u c t Vcont ro l l e r ;
I s t r u c t Vc ;
I s t r u c t I l ;
I s t r u c t I t e s t ;
r ea l T input [ 4 ] , output [ 4 ] ;
int i = 0 ;
f loat prevtime , currt ime , de l ta t ime ;
volat i le f loat s e tvo l t age , f a i l ;
char s h o u l d f a i l = 0 ;
r ea l T Vinput , Voutput , Vcapacitor , I inductor , I input , Ioutput , I l ob s e rv e r , Vcobserver ,
Rload , cd , I i nduc to r o ld ;
r ea l T A1 [ 4 ] , A2 [ 4 ] , A1inv [ 4 ] , A2inv [ 4 ] , B1 [ 2 ] , B2 [ 2 ] , Result [ 2 ] , Acurrent [ 4 ] , Atemp [ 4 ] ,
Est imates [ 2 ] ;
adcr ingsample ∗ sampleproces s ing ;
char s bu f f e r [ 4 0 ] ;
char s bu f f e r 2 [ 4 0 ] ;
char ∗ warning ;
int s tate , s c i by t e ;
unsigned char e r r o r c u r r ;
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unsigned char e r ro rp r ev ;
/∗ Running s t a r t s here t h i s s t a r t s by i n i t i a l i z i n g e v e r y t h i n g and then go ing i n t o a
a l g o r i t hm p r o c e s s i n g l oop ∗/
main ( ) {
e r r o r c u r r = 0x22 ;
e r ro rp r ev = 0x22 ;
p ro c e s s i ng = FALSE;
dumpready = FALSE;
s to ragecounte r = 0 ;
vcError = 0 ;
i l E r r o r = 0 ;
s t a t e = 0 ;
s e t v o l t a g e = 5 ;
adcconvert ing = FALSE;
f a i l = 1 ;
//Generate t h e A1 and A2 Matr i ce s
A1 [ 0 ] = 1/INDUCTOR∗(−RDSON − RINDUCTOR) ;
A1 [ 1 ] = 0 ;
A1 [ 2 ] = 1/CAPACITOR;
A1 [ 3 ] = 0 ;
A2 [ 0 ] = 1/INDUCTOR∗(−RDIODE−RINDUCTOR) ;
A2 [ 1 ] = 0 ;
A2 [ 2 ] = 1/CAPACITOR;
A2 [ 3 ] = 0 ;
I i nduc to r o ld = 0 ;
// s e t t h e ou tpu t b u f f e r to a l l z e r o s
memset ( mystorage , 0 , s izeof ( mystorage ) ) ;
// precompute t h e i n v e r s e s o f t h e s e ma t r i c e s
Minv2x2 (A1 , A1inv ) ;
Minv2x2 (A2 , A2inv ) ;
// I n i t i a l i z e hardware :
// Step 1 . I n i t i a l i z e System Contro l :
// PLL, WatchDog , enab l e Pe r i p h e r a l C locks
// This example f u n c t i o n i s found in t h e DSP2833x SysCtr l . c f i l e .
I n i t Sy sCt r l ( ) ;
// I n i t i a l i z e t h e e x t e r n a l memory f o r s t o r i n g waveforms
i n i t z o n e 7 ( ) ;
/∗ i n i t i a l ePWM GPIO ass ignment . . . ∗/
config ePWM GPIO () ;
// on l y i n i t t h e p in s f o r t h e SCI−A por t .
In i tSc i aGp io ( ) ;
// Clear a l l i n t e r r u p t s and i n i t i a l i z e PIE v e c t o r t a b l e :
// D i s a b l e CPU i n t e r r u p t s
DINT;
// I n i t i a l i z e PIE c on t r o l r e g i s t e r s to t h e i r d e f a u l t s t a t e .
// The d e f a u l t s t a t e i s a l l PIE i n t e r r u p t s d i s a b l e d and f l a g s
// are c l e a r e d .
//
I n i tP i eC t r l ( ) ;
// D i s a b l e CPU i n t e r r u p t s and c l e a r a l l CPU i n t e r r u p t f l a g s :
IER = 0x0000 ;
IFR = 0x0000 ;
// I n i t i a l i z e t h e PIE v e c t o r t a b l e w i th p o i n t e r s to t h e s h e l l I n t e r r u p t
// S e r v i c e Rout ines ( ISR ) .
// This w i l l p o pu l a t e t h e e n t i r e t a b l e , even i f t h e i n t e r r u p t
// i s not used in t h i s example . This i s u s e f u l f o r debug purpose s .
// The s h e l l ISR r o u t i n e s are found in DSP2833x De fau l t I s r . c .
// This f u n c t i o n i s found in DSP2833x PieVect . c .
In i tP ieVectTable ( ) ;
s c i a f i f o i n i t ( ) ; // I n i t i a l i z e t h e SCI FIFO
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s c i a e c h ob a c k i n i t ( ) ; // I n i t a l i z e SCI f o r echoback
ADC Init ( ) ; // I n i t ADC con t r o l r e g i s t e r s
EPWMinit ( ) ; // I n i t PWM con t r o l r e g i s t e r s
// Setup i n t e r r u p t f u n c t i o n s f o r hardware
EALLOW; // This i s needed to w r i t e to EALLOW pro t e c t e d r e g i s t e r s
// PieVectTab le . TINT0 = &cp u t im e r 0 i s r ;
PieVectTable .ADCINT = &ad c i s r ;
PieVectTable .EPWM3 INT = &pwm3 isr ;
// PieVectTab le . SCIRXINTA = &s c i a r x i s r ;
// P ieCt r lRegs .PIECTRL. b i t .ENPIE = 1 ; // Enable t h e PIE b l o c k
// PieCt r lRegs . PIEIER9 . b i t . INTx1=1; // PIE Group 9 , i n t 1
// PieCt r lRegs . PIEIER9 . b i t . INTx2=1; // PIE Group 9 , INT2
// PieCt r lRegs . PIEIER9 . b i t . INTx3=1; // PIE Group 9 , INT3
// PieCt r lRegs . PIEIER9 . b i t . INTx4=1; // PIE Group 9 , INT4
EDIS ; // This i s needed to d i s a b l e w r i t e to EALLOW pro t e c t e d r e g i s t e r s
// Enable CPU INT3 which i s connec ted to EPWM1−6 INT :
IER |= M INT3 ;
// Enable EPWM INTn in the PIE : Group 3 i n t e r r u p t 1−6
// PieCt r lReg s . PIEIER3 . b i t . INTx1 = 1;// PWM1 INT ENABLE;
PieCtr lRegs . PIEIER3 . b i t . INTx3 = 3 ;
InitCpuTimers ( ) ;
/∗ Conf i gure CPU−Timer 0 to i n t e r r u p t e ve ry 1 .0E−005 sec . ∗/
/∗ Parameters : Timer Pointer , CPU Freq in MHz, Per iod in usec . ∗/
ConfigCpuTimer(&CpuTimer0 , 150 .0 , SAMPLERATE) ;
// StartCpuTimer0 ( ) ;
// Con f i gure GPIO32 as a GPIO ou tpu t p in
EALLOW;
GpioCtrlRegs .GPBMUX1. b i t .GPIO32 = 0 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO32 = 1 ;
GpioCtrlRegs .GPBMUX1. b i t .GPIO33 = 0 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO33 = 1 ;
// s e t up l c d pane l p in s
GpioCtrlRegs .GPBMUX2. b i t .GPIO63 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO62 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO61 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO60 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO59 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO58 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO57 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO56 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO55 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO54 = 0 ;
GpioCtrlRegs .GPBMUX2. b i t .GPIO53 = 0 ;
// Setup l c d pane l p in s d i r e c t i o n s
GpioCtrlRegs .GPBDIR. b i t .GPIO63 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO62 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO61 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO60 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO59 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO58 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO57 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO56 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO55 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO54 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO53 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO52 = 1 ;
EDIS ;
DELAY US(100) ;
// I n i t c o n t r o l l e r on LCD
LCDinit (20 , 2) ;
DELAY US(100) ;
//LCDinit (20 , 2) ;
43
LCDPrint ( " C o n v e r t e r N o m i n a l " , " >90% F u n c t i o n a l " ) ;
// wh i l e (1 ) {LCDwrite ( ’A ’ ) ;DELAY US(100) ;}
// Enable CPU in t 1 which i s connec ted to CPU−Timer 0 , CPU in t 13
// which i s connec ted to CPU−Timer 1 , and CPU i n t 14 , which i s connec ted
// to CPU−Timer 2 :
IER |= M INT1 ;
// Enable TINT0 in the PIE : Group 1 i n t e r r u p t 7
PieCtr lRegs . PIEIER1 . b i t . INTx7 = 1 ;
// Enable g l o b a l I n t e r r u p t s and h i g h e r p r i o r i t y r ea l−t ime debug e v en t s :
EINT; // Enable G loba l i n t e r r u p t INTM
ERTM; // Enable G loba l r e a l t im e i n t e r r u p t DBGM
// I n i t t h e data s t r u c t u r e hand l i n g pa s s i n g data from sen so r s to a l g o r i t hm
i n i tR ingbu f ( ) ;
// I n i t PID c o n t r o l l e r f o r ou tpu t v o l t a g e c o n t r o l
Vcont ro l l e r . I ga in = 15 ;
Vcont ro l l e r . I n t e g r a l = 0 ;
Vcont ro l l e r . s a tu ra t i on = TRUE;
Vcont ro l l e r . satHI = 0 . 9 7 ;
Vcon t r o l l e r . satLO = 0 . 1 ;
// In o l d a l g o r i t hm − i n i t i n t e g r a t o r f o r Vc
Vc . Iga in = 1 ;
Vc . I n t e g r a l = 0 ;
I l . InputPrev = 0 ;
Vc . s a tu ra t i on = TRUE;
Vc . satHI = 500 ;
Vc . satLO = −500;
I l . I ga in = 1 ;
I l . I n t e g r a l = 0 ;
I l . InputPrev = 0 ;
I l . s a tu ra t i on = TRUE;
I l . satHI = 500 ;
I l . satLO = −500;
I t e s t . I ga in = 1 ;
I t e s t . I n t e g r a l = 0 ;
I t e s t . s a tu ra t i on = FALSE;
I t e s t . satHI = 500 ;
I t e s t . satLO = −65530;
I l o b s e r v e r = 0 ;
Vcobserver = 0 ;
// send i n i t done out s e r i a l po r t
pr in t ( " \ r \ n I n i t d o n e !\0 " ) ;
EPWMset( 1 , 1 , 0 . 5 ) ;
while (1 )
{
i f ( ad c r i n gava l i ab l e ( ) && (( s t a t e == STATERUN) | | ( s t a t e == STATERECORD) ) ){
sampleproces s ing = popRingElem ( ) ;
//Do a l l our e l ement p r o c e s s i n g here :
currt ime = sampleprocess ing−>time ;
de l ta t ime = currt ime − prevtime ;
i f ( de l ta t ime < 0) de l ta t ime+= 1e−4; // i f we s t a r t a new c y c l e − we want to add
on the t ime
// f o r t h e l a s t c y c l e so we have a good t ime update
I input = VOLT2AMP ∗ ( DCOFFSET − ( ADC2VOLT ∗ sampleprocess ing−>samples [ 3 ] ) ) ;
Ioutput = VOLT2AMP ∗ ( DCOFFSET − (ADC2VOLT ∗ sampleprocess ing−>samples [ 0 ] ) ) ;
I i nduc to r = VOLT2AMP ∗ ( DCOFFSET − ( ADC2VOLT ∗ sampleprocess ing−>samples [ 2 ] ) )
;
Vinput = ADC2VOLTOUT ∗ sampleprocess ing−>samples [ 4 ] ;
Voutput = ADC2VOLTOUT ∗ sampleprocess ing−>samples [ 1 ] ;
Vcapacitor = Voutput − RESR∗( I inductor−Ioutput ) ;
Rload = Voutput/ Ioutput ;
cd = Rload /(Rload + RESR) ;
// c a l c u l a t e t h e r i p p l e
I i nduc to r = I induc to r + ( I induc to r − I i nduc to r o ld ) / de l ta t ime ∗0 .0000001 ;
I i nduc to r o ld = I induc to r ;
i f ( abs ( I i nduc to ro l d ) > 10) I i nduc to ro l d = 0 ;
// ///////// Test v a l u e s
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/∗−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−∗∗
∗∗ I i n d u c t o r = 2 ; ∗∗
∗∗ Vcapac i to r = 5 ; ∗∗
∗∗ Voutput = 5 ; ∗∗
∗∗ I l o b s e r v e r = 2 ; ∗∗
∗∗ Vcobserver = 5 ; ∗∗
∗∗ I o u t pu t = 1 ; ∗∗
∗∗ I i n p u t = 0 ; ∗∗
∗∗ Vinput = 12 ; ∗∗
∗∗ d e l t a t im e = 1e−7; ∗∗
∗∗ samp l ep roce s s ing−>rawtime = 5 ; ∗∗
∗∗ Rload = Voutput / I ou t pu t ; ∗∗
∗∗ cd = Rload /( Rload + RESR) ; ∗∗
∗∗−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−∗/
// ///////////
i f ( sampleprocess ing−>rawtime < 100){
//we j u s t f i n i s h e d a t ime when S1 i s o f f so use sigma=2 mat r i c e s
A1 [ 0 ] = ((−RDSON − RINDUCTOR − cd∗RESR)∗IINDUCTOR) ;
A1 [ 1 ] = −cd∗IINDUCTOR;
A1 [ 2 ] = cd∗ICAPACITOR;
A1 [ 3 ] = −cd/Rload∗ICAPACITOR;
B1 [ 0 ] = Vinput∗IINDUCTOR;
B1 [ 1 ] = 0 ;
} else {
A1 [ 0 ] = ((−RDIODE − RINDUCTOR − cd∗RESR)∗IINDUCTOR) ;
A1 [ 1 ] = −cd∗IINDUCTOR;
A1 [ 2 ] = cd∗ICAPACITOR;
A1 [ 3 ] = −cd/Rload∗ICAPACITOR;
B1 [ 0 ] = (−VDIODE∗IINDUCTOR) ;
B1 [ 1 ] = 0 ;
}
Mmpy2xs(A1 , de ltat ime , Atemp) ; // mu l t i p l y A∗ t ime
// f i n d eˆAt
Mexp2x2(Atemp ,A2) ;
B2 [ 0 ] = I l o b s e r v e r ;
B2 [ 1 ] = Vcobserver ; // g ene ra t e X(0)
Mmpy2x1(A2 , B2 , Result ) ; // put expm(A∗Time) ∗ [ I l o b s ; Vcobs ] i n t o r e s u l t
Minv2x2 (A1 , A1inv ) ; // c a l c u l a t e i n v e r s e
B2 [ 0 ] = ( I induc to r − I l o b s e r v e r ) ;
B2 [ 1 ] = Vcapacitor − Vcobserver ;
Atemp [ 0 ] = exp (20∗ de l ta t ime ) ;
Atemp [ 1 ] = 0 ;
Atemp [ 2 ] = 0 ;
Atemp [ 3 ] = Atemp [ 0 ] ;
Mmpy2x1(Atemp ,B2 ,A1) ;
Macc2x1 (A1 , Result ) ; // + expm(20∗ eye (2) ∗Time) ∗ ( [ I l ; Vc ] − [ I l o b s ; Vcobs ]
//now a l s o save A3 u n t i l we add i t back in
Atemp [ 0 ] = −1;
Atemp [ 3 ] = −1; //− eye (2)
Macc2x2 (A2 , Atemp) ; //expm(A∗Time) − eye (2)
Mmpy2x1(Atemp , B1 , A2) ; // ( expm(A∗Time) − eye (2) )∗B
Mmpy2x1(A1inv , A2 , Atemp) ;
Macc2x1 (Atemp , Result ) ; // add i n t o r e s u l t
// c a l c u l a t e t h e e r r o r
I l o b s e r v e r = Result [ 0 ] ;
Vcobserver = Result [ 1 ] ;
i f ( I l o b s e r v e r > 100) I l o b s e r v e r = 100 ;
i f ( Vcobserver > 100) Vcobserver = 100 ;
// our e r r o r i s s i t t i n g in B2
i f ( s to ragecounte r < (0 x010000 /( s izeof ( s to rage ) ) ) ){
i f ( s h o u l d f a i l ){
i f ( s to ragecounte r == (0 x010000 /( s izeof ( s to rage ) /2) ) ){
f a i l = 1 ;
}
}
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 0 ] = ( f loat )B2 [ 0 ] ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 1 ] = ( f loat )B2 [ 1 ] ;
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mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 2 ] = ( f loat ) ( ( sampleprocess ing−>
rawtime < 100) ?2 : 1 ) ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 3 ] = I induc to r ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 4 ] = Vcapacitor ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 5 ] = I l o b s e r v e r ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 6 ] = Vcobserver ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 7 ] = Vinput ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 8 ] = Voutput ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 9 ] = Ioutput ;
mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 1 0 ] = de l ta t ime ; // p r i n t s in h i g h e r
r e s to computer
s to ragecounte r++;
}
e r r o r c u r r = Error2Zone (B2 [ 0 ] , B2 [ 1 ] ) ;
i f ( sampleprocess ing−>rawtime < 100){// note t h i s i s backwards from above
warning = " N o m i n a l " ;
i f ( e r r o r cu r r != 0x22 && er ro rp r ev == 0x21 ){
warning = " Cap F a u l t " ;
} else i f ( e r r o r cu r r == 0x41 && er ro rp r ev == 0x14 ){
warning = " Ind F a u l t " ;
} else i f ( e r r o r cu r r == 0x24 && er ro rp r ev == 0x14 ){
warning = " Rd F a u l t " ;
} else i f ( e r r o r cu r r == 0x14 && er ro rp r ev == 0x24 ){
warning = " R d s o n F " ;
} else i f ( e r r o r cu r r == 0x42 ){
warning = " R I n d u c t o r " ;
}
}
else {// s2 i s on
}
LCDupdate ( ) ; // pe t t h e l c d d i s p l a y push ing one char out a t a t ime
// t i c k a b i t
i f ( sampleprocess ing−>rawtime < 100){
i++;
i f ( i == 500){
i = 0 ;
// c a l c u l a t e some e r r o r e s t ima t e s i n t o component f a i l u r e s
s p r i n t f ( sbu f f e r , " EL % f " , B2 [ 0 ] ) ;
s p r i n t f ( s bu f f e r +11, " % s " , warning ) ;
s p r i n t f ( sbu f f e r2 , " EC % f " , B2 [ 1 ] ) ;
s p r i n t f ( s bu f f e r 2 +11, " % X % X " , e r r o r cu r r , e r r o rp r ev ) ;
LCDPrint ( sbu f f e r , s bu f f e r 2 ) ;
}
}
e r ro rp r ev = e r r o r c u r r ;
prevtime = currt ime ;
}
// check f o r bu t t on p r e s s e s
i f ( s c i a ha s by t e ( ) ){
s c i by t e = s c i a g e t b y t e ( ) ;
switch ( s c i by t e ){
case ’ s ’ :
s t a t e = STATESTOP;
s h o u l d f a i l = 0 ;
EPWMset(1 , 1 , 0 ) ;
break ;
case ’ g ’ :
s t a t e = STATERUN;
s h o u l d f a i l = 0 ;
f a i l = 0 ;
EPWMset( 1 , 1 , 0 . 5 ) ;
while ( ad c r i n gava l i ab l e ( ) )
popRingElem ( ) ; // f l u s h o l d r e ad i n g s from the r i n g
break ;
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case ’ d ’ :
s t a t e = STATEDUMP;
s h o u l d f a i l = 0 ;
EPWMset(1 , 1 , 0 ) ;
break ;
case ’ r ’ : /// record
// s t a t e = STATERUN;
s t a t e = STATERECORD;
s h o u l d f a i l = 0 ;
f a i l = 0 ;
s to ragecounte r = 0 ;
break ;
case ’ f ’ : // s e t t o f a i l f o r f i r s t h a l f o f r e c o r d i n g
s t a t e = STATERECORD;
s h o u l d f a i l = 1 ;
f a i l = 0 ;
s to ragecounte r = 0 ;





i f ( s c i by t e > ’ 0 ’ && sc i by t e < ’ 9 ’ ){
s e t v o l t a g e = ( f loat ) ( s c i by t e − ’ 0 ’ ) ; // conve r t from a s c i i t o dec ima l
//EPWMset(1 ,1 , s e t v o l t a g e ) ;
}
}
//dump out a l l o f our s t o r e d b u f f e r to t h e computer th rough th e s e r i a l po r t
i f (STATEDUMP == sta t e ){
for ( s to ragecounte r = 0 ; s to ragecounte r < (0 x010000 /( s izeof ( s to rage ) ) ) ;
s to ragecounte r++)
{
for ( i = 0 ; i < 10 ; i++){
printDouble ( ( mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ i ] ) , 4 ) ;
p r i n t ( " , " ) ;
}
printDouble ( ( mystorage [ s to ragecounte r ] . i n t e r n a l s t a t e s [ 1 0 ] ) ,10) ; // p r i n t
t imes in h i g h r e r e s o l u t i o n to computer
pr in t ( " \ n " ) ;
}
// s t o r a g e c oun t e r = 0 ;
pr in t ( " S e c t i o n E n d \ n " ) ;




// f l o a t t e s t f l o a t ;
// f l o a t i l p r e v ;
// f l o a t v cp rev ;
// f l o a t Rre fave rage ;
// f l o a t Cd ;
i n t e r rup t void cpu t ime r 0 i s r (void ){
// uns igned char sma l l c oun t ;
// t o g g l e our TIMER0 gp io to show the word t h a t we are running
GpioDataRegs .GPBSET. b i t .GPIO33 = 1 ;
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1;
// //////////////////////////////////////////////////////////////////////////////
//Do a l l our heavy p r o c e s s i n g here . . . .




i n t e r rup t void ad c i s r (void ) {
adcr ingsample mysample ;
mysample . samples [ 0 ] = AdcMirror .ADCRESULT0;
mysample . samples [ 1 ] = AdcMirror .ADCRESULT1;
mysample . samples [ 2 ] = AdcMirror .ADCRESULT2;
mysample . samples [ 3 ] = AdcMirror .ADCRESULT3;
mysample . samples [ 4 ] = AdcMirror .ADCRESULT4;
mysample . samples [ 5 ] = AdcMirror .ADCRESULT5;
mysample . samples [ 6 ] = AdcMirror .ADCRESULT6;
mysample . samples [ 7 ] = AdcMirror .ADCRESULT7;
mysample . va l i d = missedsample ;
mysample . time = time ∗6.666667 e−9;
mysample . rawtime = time ;
//memcpy( adc r ing . , AdcMirror .ADCRESULT0, s i z e o f ( AdcMirror .ADCRESULT0) ∗8) ;
insertRingElem(&mysample ) ;
// i f t h e pwm t r i g g e r e d and missed a sample , we shou l d r e g i s t e r t h a t to
// our d a t a s t r u c t u r e , so down the road we can f i g u r e out what happened . .
i f (TRUE == missedsample ){
//TODO: Shove some crap i n t o t h e r i n g b u f f e r to show mis s ing sample
missedsample = FALSE;
}
adcconvert ing = FALSE;
// R e i n i t i a l i z e f o r nex t ADC sequence
AdcRegs .ADCTRL2. b i t .RST SEQ1 = 1 ; // Reset SEQ1
AdcRegs .ADCST. b i t . INT SEQ1 CLR = 1 ; // Clear INT SEQ1 b i t
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1;
// update our p id c o n t r o l l oop
i f (200 > time ){
i f ( s t a t e == STATERUN){
EPWMset( f a i l , 1 , MathI(&Vcontro l l e r , s e t v o l t a g e − ADC2VOLTOUT ∗ mysample . samples
[ 1 ] ) ) ;
}
// e l s e




i n t e r rup t void pwm3 isr (void ){
time = EPwm3Regs .TBCTR;
// check i f t h e adc i s c u r r e n t l y in t h e midd le o f a conve r s i on
// t h i s happens i f t h e pwm i s s e t be low ˜10% or above 90%
i f (FALSE == AdcRegs .ADCST. b i t . SEQ1 BSY){
// s t a r t ADC conve r s i on
AdcRegs .ADCTRL2. b i t . SOC SEQ1 = 1 ;
// Clear i n t e r r u p t f l a g
adcconvert ing = TRUE;
}
else {




// a l t e r n a t e what we t r i g g e r on , so i f we t r i g g e r e d on 0 t h i s time , we
//want to t r i g g e r on CMPA nex t t ime
i f (EPwm3Regs .ETSEL. b i t . INTSEL == 0x01 ){
EPwm3Regs .ETSEL. b i t . INTSEL = 0x04 ;
//
} else {
EPwm3Regs .ETSEL. b i t . INTSEL = 0x01 ;
}
// Clear INT f l a g f o r t h i s t imer
EPwm3Regs .ETCLR. b i t . INT = 1 ;
// Acknowledge t h i s i n t e r r u p t to r e c e i v e more i n t e r r u p t s from group 3






adc2va . h − Base c l a s s t h a t p r o v i d e s raw adc v a l u e s to v o l t a g e s and cu r r en t s
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware




#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
#define ADC2VOLT (0.001220703125) // ( 5/4096 )
#define DCOFFSET ( 2.500 )
#define VOLT2AMP (5 .40540) // ( 1/0.185 ) 5 .40540
#define ADC2VOLTOUT (0 .009765625) // ( 40/4096 )
#define ADC2VOLTIN (0 .009765625) // ( 40/4096 )
extern f loat INCHAN[ 1 6 ] ;
#define IOUT ( 0 )
#define VOUT ( 1 )
#define IIND ( 2 )
#define IIN ( 3 )
#define VIN ( 4 )
void proce s s channe l s (void ) ;
f loat getchan (unsigned char chan ) ;
#endif // end o f d e f i n i t i o n
C.3 Adc2VA.c
/∗
Adc2VA . c − Base c l a s s t h a t p r o v i d e s c onv e r s i on s from raw adc to r e a l wor ld v a l u e s
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
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Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#include " A d c 2 V A . h "
f loat INCHAN[ 1 6 ] ;
void proce s s channe l s (void ){
INCHAN[ 0 ] = VOLT2AMP ∗ ( DCOFFSET − (ADC2VOLT ∗ RAWADC[ 0 ] ) ) ; //IOUT
INCHAN[ 1 ] = ADC2VOLTOUT ∗ RAWADC[ 1 ] ; //VOUT
//Convert t h i s t o Vc as we are measuring Vc + Vesr
INCHAN[ 2 ] = VOLT2AMP ∗ ( DCOFFSET − ( ADC2VOLT ∗ RAWADC[ 2 ] ) ) ; // I L
INCHAN[ 3 ] = VOLT2AMP ∗ ( DCOFFSET − ( ADC2VOLT ∗ RAWADC[ 3 ] ) ) ; // I i n
INCHAN[ 4 ] = ADC2VOLTOUT ∗ RAWADC[ 4 ] ; //VIN
//INCHAN[ 5 ] = 0 ;
//INCHAN[ 6 ] = 0 ;
//INCHAN[ 7 ] = 0 ;
}
f loat getchan (unsigned char chan ){




Adc l i b . h − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to adc
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware




#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
extern volat i le double RAWADC[ 1 6 ] ;
extern volat i le unsigned char proc e s s i ng ;
void ADC Init (void ) ;
double ADCRead(unsigned char chan ) ;
void ADCsample(void ) ;
void ADCEnChan(unsigned char chan ) ;
void ADCDisChan(unsigned char chan ) ;




Adc l i b . c − Base c l a s s t h a t p r o v i d e s hardware s e t up f o r adc
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
Based on TI examples . . .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#include " A d c l i b . h "
volat i le double RAWADC[ 1 6 ] ;
volat i le unsigned char proc e s s i ng ;
// f o r now on ly c on v e r t s on lower 8 channe l s
void ADC Init (void ){
// ISR f un c t i o n s found w i t h i n t h i s f i l e .
EALLOW; // This i s needed to w r i t e to EALLOW pro t e c t e d r e g i s t e r
// PieVectTab le .ADCINT = &ADCInterrupt ;
// PieVectTab le .ADCINT = &s imu l a t i o n ;
EDIS ; // This i s needed to d i s a b l e w r i t e to EALLOW pro t e c t e d r e g i s t e r s
InitAdc ( ) ; // For t h i s example , i n i t t h e ADC
// Enable ADCINT in PIE
PieCtr lRegs . PIEIER1 . b i t . INTx6 = 1 ;
IER |= M INT1 ; // Enable CPU In t e r r u p t 1
EINT; // Enable G loba l i n t e r r u p t INTM
ERTM; // Enable G loba l r e a l t im e i n t e r r u p t DBGM
// Conf i gure ADC
/∗ AdcRegs .ADCTRL3. b i t .SMODE SEL = 1 ; // s e t up f o r s imu l t aneous mode
AdcRegs .ADCTRL1. b i t .CONT RUN = 0; // s e t up f o r con t inuous conve r s i on
AdcRegs .ADCTRL1. b i t .ACQ PS = 0x7 ; // a q u i s i t i o n window s i z e
AdcRegs .ADCTRL1. b i t .SEQ OVRD = 0;
AdcRegs .ADCTRL2. b i t .EPWM SOCB SEQ = 0; // d i s a b l e epwm t r i g g e r SOC
AdcRegs .ADCTRL2. b i t . INT ENA SEQ1 = 1 ; // enab l e s e quencer i n t e r r u p t
AdcRegs .ADCTRL2. b i t . INT MOD SEQ1 = 0 ; // i n t e r r u p t a f t e r each sequencer f i n i s h e s
AdcRegs .ADCTRL2. b i t .EPWM SOCA SEQ1 = 0 ;
AdcRegs .ADCTRL2. b i t . EXT SOC SEQ1 = 0 ;
AdcRegs .ADCTRL2. b i t . SOC SEQ2 = 0 ; //SOC f o r seq2 c l e a r s t r i g g e r
AdcRegs .ADCTRL3. b i t .ADCCLKPS = 0x01 ; // core c l o c k d i v i d e r
AdcRegs .ADCMAXCONV. a l l = 0 x0004 ; // Setup 2 conv ’ s on SEQ1
∗/
//AdcRegs .ADCTRL2. b i t . INT ENA SEQ1 = 1 ; // enab l e s equence r i n t e r r u p t
//AdcRegs .ADCTRL2. b i t . INT MOD SEQ1 = 0 ; // i n t e r r u p t a f t e r each sequencer f i n i s h e s
AdcRegs .ADCTRL1. b i t .SUSMOD = 0x0 ; // Emulation suspend i gnor ed
AdcRegs .ADCTRL1. b i t .ACQ PS = 3 ; // Ac q u i s i t i o n window s i z e
AdcRegs .ADCTRL1. b i t .CPS = 0 ; // Core c l o c k pre−s c a l e r was 1
AdcRegs .ADCTRL3. b i t .ADCCLKPS = 3 ; // Core c l o c k d i v i d e r was 3
AdcRegs .ADCREFSEL. b i t .REF SEL = 0 ; // Se t Refernce Vo l t age
AdcRegs .ADCOFFTRIM. b i t .OFFSET TRIM = 0 ; // Se t O f f s e t Error Cor rec t ino Value
AdcRegs .ADCTRL1. b i t .CONTRUN = 0 ; // 0 : S ta r t−Stop or con t inuous s equence r mode
AdcRegs .ADCTRL3. b i t .ADCBGRFDN = 0x3 ; // Bandgap and r e f e r e n c e powered up
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AdcRegs .ADCTRL3. b i t .SMODE SEL = 0 ; // 1 : Simul taneous , 0 : S e q u e n t i a l samp l ing
AdcRegs .ADCMAXCONV. b i t .MAXCONV1 = 4 ; // Number o f c onv e r s i on s in CONV2 when us ing B
module
AdcRegs .ADCTRL1. b i t .SEQ CASC = 0 ; // 1 : Cascaded , 0 : Dual s e quence r mode
AdcRegs .ADCCHSELSEQ1. a l l = 12816U; // Channels f o r conve r s i on
AdcRegs .ADCCHSELSEQ2. a l l = 4U; // Channels f o r conve r s i on
AdcRegs .ADCTRL2. b i t .RST SEQ1 = 0x1 ; // Reset SEQ1
AdcRegs .ADCCHSELSEQ1. b i t .CONV00 = 0x0 ; // Setup ADCINA3 as 1 s t SEQ1 conv .
AdcRegs .ADCCHSELSEQ1. b i t .CONV01 = 0x1 ; // Setup ADCINA2 as 2nd SEQ1 conv .
AdcRegs .ADCCHSELSEQ1. b i t .CONV02 = 0x2 ; // Setup ADCINA3 as 1 s t SEQ1 conv .
AdcRegs .ADCCHSELSEQ1. b i t .CONV03 = 0x3 ; // Setup ADCINA2 as 2nd SEQ1 conv .
AdcRegs .ADCCHSELSEQ2. b i t .CONV04 = 0x4 ; // Setup ADCINA2 as 2nd SEQ1 conv .
AdcRegs .ADCCHSELSEQ2. b i t .CONV05 = 0x5 ; // Setup ADCINA2 as 2nd SEQ1 conv .
AdcRegs .ADCCHSELSEQ2. b i t .CONV06 = 0x6 ; // Setup ADCINA2 as 2nd SEQ1 conv .
AdcRegs .ADCCHSELSEQ2. b i t .CONV07 = 0x7 ; // Setup ADCINA2 as 2nd SEQ1 conv .
// AdcRegs .ADCTRL2. b i t .EPWM SOCA SEQ1 = 1;// Enable SOCA from ePWM to s t a r t SEQ1
AdcRegs .ADCTRL2. b i t . INT ENA SEQ1 = 1 ; // Enable SEQ1 i n t e r r u p t ( e ve ry EOS)
AdcRegs .ADCTRL2. b i t . INT MOD SEQ1 = 0 ; // I n t e r r u p t a f t e r e ve ry conve r s i on
// Assumes ePWM1 c l o c k i s a l r e a d y enab l e d in I n i t S y sC t r l ( ) ;
/∗ EPwm1Regs .ETSEL. b i t .SOCAEN = 1 ; // Enable SOC on A group
EPwm1Regs .ETSEL. b i t .SOCASEL = 4 ; // S e l e c t SOC from from CPMA on upcount
EPwm1Regs .ETPS. b i t .SOCAPRD = 1; // Generate p u l s e on 1 s t e v en t
EPwm1Regs .CMPA. h a l f .CMPA = 0x0080 ; // Se t compare A va l u e
EPwm1Regs .TBPRD = 0xFFFF ; // Se t p e r i od f o r ePWM1
EPwm1Regs .TBCTL. b i t .CTRMODE = 0; // count up and s t a r t
∗/
}
double ADCRead(unsigned char chan ){
i f ( chan > 15)
return −1;
return RAWADC[ chan ] ;




// t r i g g e r sample
AdcRegs .ADCTRL2. b i t . SOC SEQ1 = 1 ;
// wh i l e ( AdcRegs .ADCST. b i t . INT SEQ1 == 0) ;
// asm(” RPT#11 | | NOP”) ;
// ADCInterrupt ( ) ;
}
unsigned char ADCNumChanEn = 0 ;
void ADCEnChan(unsigned char chan ){
ADCNumChanEn++;
AdcRegs .ADCMAXCONV. a l l = ADCNumChanEn;
AdcRegs .ADCCHSELSEQ1. b i t .CONV00 = 0x3 ; // Setup ADCINA3 as 1 s t SEQ1 conv .
}
void ADCDisChan(unsigned char chan ){
ADCNumChanEn−−;





epwmlib . h − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to pwm
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
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#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
#define PWMMAX 7500∗2
#define PWMMIN 0
/∗∗∗ PWM Parameter S t r u c t u r e ∗∗∗/
typedef struct EPWMPARAMS {




















/∗−− Dead−Band Generator (DB) Submodule −−∗/
Uint16 DBCTL OUTMODE;












Uint16 ETSEL INTSEL ;
Uint16 ETPS INTPRD;
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void config ePWM GPIO (void ) ;
void EPWMinit(void ) ;
void EPWMset( f loat chan1 , f loat chan2 , f loat chan3 ) ;
void config ePWMRegs ( volat i le struct EPWMREGS ∗ EPwmRegs , EPWMPARAMS ∗
EPwmParams) ;
#endif // end o f d e f i n i t i o n
C.7 Epwmlib.c
// epqml i b . c
//READ SPRU791F f o r i n f o about t h i s . . . . .
/∗
epwmlib . c − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to pwm
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
// based on t i examples
#include " E p w m l i b . h "
void config ePWM GPIO (void )
{
EALLOW;
/∗−− Conf i gure p in as s i gnment s f o r ePWM3 −−∗/
GpioCtrlRegs .GPAPUD. b i t .GPIO4 = 0 ; // Enable p u l l−up on GPIO4 (EPWM3A)
GpioCtrlRegs .GPAPUD. b i t .GPIO5 = 0 ; // Enable p u l l−up on GPIO5 (EPWM3B)
GpioCtrlRegs .GPAMUX1. b i t .GPIO4 = 1 ; // Conf i gure GPIO4 as EPWM3A
GpioCtrlRegs .GPAMUX1. b i t .GPIO5 = 1 ; // Conf i gure GPIO5 as EPWM3B
/∗−− Conf i gure p in as s i gnment s f o r ePWM2 −−∗/
GpioCtrlRegs .GPAPUD. b i t .GPIO2 = 0 ; // Enable p u l l−up on GPIO2 (EPWM2A)
GpioCtrlRegs .GPAPUD. b i t .GPIO3 = 0 ; // Enable p u l l−up on GPIO3 (EPWM2B)
GpioCtrlRegs .GPAMUX1. b i t .GPIO2 = 1 ; // Conf i gure GPIO2 as EPWM2A
GpioCtrlRegs .GPAMUX1. b i t .GPIO3 = 1 ; // Conf i gure GPIO3 as EPWM2B
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/∗−− Conf i gure p in as s i gnment s f o r ePWM1 −−∗/
GpioCtrlRegs .GPAPUD. b i t .GPIO0 = 0 ; // Enable p u l l−up on GPIO0 (EPWM1A)
GpioCtrlRegs .GPAPUD. b i t .GPIO1 = 0 ; // Enable p u l l−up on GPIO1 (EPWM1B)
GpioCtrlRegs .GPAMUX1. b i t .GPIO0 = 1 ; // Conf i gure GPIO0 as EPWM1A
GpioCtrlRegs .GPAMUX1. b i t .GPIO1 = 1 ; // Conf i gure GPIO1 as EPWM1B
GpioCtrlRegs .GPBPUD. b i t .GPIO32 = 0 ; // Enable p u l l−up on GPIO32 (xSYNCI) .
GpioCtrlRegs .GPBMUX1. b i t .GPIO32 = 2 ; // Conf i gure GPIO32 as xSYNCI .
GpioCtrlRegs .GPBPUD. b i t .GPIO33 = 0 ; // Enable p u l l−up on GPIO33 (xSYNCO) .
GpioCtrlRegs .GPBMUX1. b i t .GPIO33 = 2 ; // Conf i gure GPIO33 as xSYNCO.
/∗−−− Conf i gure p in as s i gnment s f o r TZn −−−∗/
EDIS ;
}
/∗ Funct ion : config ePWMRegs −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
∗
∗ Abs t r a c t :
∗ Conf i gure EPwmXRegs
∗/
void config ePWMRegs ( volat i le struct EPWMREGS ∗ EPwmRegs , EPWMPARAMS ∗
EPwmParams)
{
/∗−− Setup Time−Base (TB) Submodule −−∗/
EPwmRegs−>TBPRD = EPwmParams−>TBPRD;
EPwmRegs−>TBCTL. b i t .CTRMODE = EPwmParams−>TBCTLCTRMODE;
EPwmRegs−>TBCTL. b i t .SYNCOSEL = EPwmParams−>TBCTL SYNCOSEL;
EPwmRegs−>TBCTL. b i t .PHSEN = EPwmParams−>TBCTL PHSEN;
EPwmRegs−>TBCTL. b i t .PHSDIR = EPwmParams−>TBCTL PHSDIR;
EPwmRegs−>TBPHS. ha l f .TBPHS = EPwmParams−>TBPHS;
EPwmRegs−>TBCTL. b i t .HSPCLKDIV = EPwmParams−>TBCTL HSPCLKDIV;
EPwmRegs−>TBCTL. b i t .CLKDIV = EPwmParams−>TBCTL CLKDIV;
EPwmRegs−>TBCTR = 0x0000 ; // Clear coun te r
/∗−− Setup Counter Compare (CC) Submodule −−∗/
EPwmRegs−>CMPCTL. b i t .SHDWAMODE = CCSHADOW; // Always enab l e shadow mode , no immediate
mode
EPwmRegs−>CMPCTL. b i t .SHDWBMODE = CCSHADOW; // Always enab l e shadow mode , no immediate
mode
EPwmRegs−>CMPCTL. b i t .LOADAMODE = EPwmParams−>CMPCTLLOADAMODE;
EPwmRegs−>CMPCTL. b i t .LOADBMODE = EPwmParams−>CMPCTLLOADBMODE;
EPwmRegs−>CMPA. ha l f .CMPA = EPwmParams−>CMPA;
EPwmRegs−>CMPB = EPwmParams−>CMPB;
/∗−− Setup Action−Qua l i f i e r (AQ) Submodule −−∗/
EPwmRegs−>AQCTLA. a l l = EPwmParams−>AQCTLA;
EPwmRegs−>AQCTLB. a l l = EPwmParams−>AQCTLB;
EPwmRegs−>AQSFRC. b i t .RLDCSF = EPwmParams−>AQCSFRC RLDCSF;
EPwmRegs−>AQCSFRC. b i t .CSFA = EPwmParams−>AQCSFRC CSFA;
EPwmRegs−>AQCSFRC. b i t .CSFB = EPwmParams−>AQCSFRC CSFB;
/∗−− Setup Dead−Band Generator (DB) Submodule −−∗/
EPwmRegs−>DBCTL. b i t .OUTMODE = EPwmParams−>DBCTLOUTMODE;
EPwmRegs−>DBCTL. b i t . IN MODE = EPwmParams−>DBCTL IN MODE;
EPwmRegs−>DBCTL. b i t .POLSEL = EPwmParams−>DBCTL POLSEL;
EPwmRegs−>DBRED = EPwmParams−>DBRED;
EPwmRegs−>DBFED = EPwmParams−>DBFED;
/∗−− Setup Event−Tr i gge r (ET) Submodule −−∗/
EPwmRegs−>ETSEL. b i t .SOCAEN = EPwmParams−>ETSEL SOCAEN;
EPwmRegs−>ETSEL. b i t .SOCASEL = EPwmParams−>ETSEL SOCASEL;
EPwmRegs−>ETPS. b i t .SOCAPRD = EPwmParams−>ETPS SOCAPRD;
EPwmRegs−>ETSEL. b i t .SOCBEN = EPwmParams−>ETSEL SOCBEN;
EPwmRegs−>ETSEL. b i t .SOCBSEL = EPwmParams−>ETSEL SOCBSEL;
EPwmRegs−>ETPS. b i t .SOCBPRD = EPwmParams−>ETPS SOCBPRD;
EPwmRegs−>ETSEL. b i t . INTEN = EPwmParams−>ETSEL INTEN;
EPwmRegs−>ETSEL. b i t . INTSEL = EPwmParams−>ETSEL INTSEL ;
EPwmRegs−>ETPS. b i t . INTPRD = EPwmParams−>ETPS INTPRD;
/∗−− Setup PWM−Chopper (PC) Submodule −−∗/
EPwmRegs−>PCCTL. b i t .CHPEN = EPwmParams−>PCCTL CHPEN;
EPwmRegs−>PCCTL. b i t .CHPFREQ = EPwmParams−>PCCTL CHPFREQ;
EPwmRegs−>PCCTL. b i t .OSHTWTH = EPwmParams−>PCCTLOSHTWTH;
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EPwmRegs−>PCCTL. b i t .CHPDUTY = EPwmParams−>PCCTL CHPDUTY;
/∗−− Set up Trip−Zone (TZ) Submodule −−∗/
EALLOW;
EPwmRegs−>TZSEL. a l l = EPwmParams−>TZSEL;
EPwmRegs−>TZCTL. b i t .TZA = EPwmParams−>TZCTL TZA;
EPwmRegs−>TZCTL. b i t .TZB = EPwmParams−>TZCTL TZB;
EPwmRegs−>TZEINT. b i t .OST = EPwmParams−>TZEINT OST;




/∗ S t a r t f o r S−Funct ion ( c280xpwm) : ’<S6>/ePWM’ ∗/
/∗∗∗ I n i t i a l i z e ePWM3 modules ∗∗∗/
{
EPWMPARAMS EPwm3Params ;
/∗−− Setup Time−Base (TB) Submodule −−∗/
EPwm3Params .TBPRD = PWMMAX; // pe r i od o f t ime base counter , s e t s
f r e qu ency
EPwm3Params .TBCTLCTRMODE = 0 ; //up count mode
EPwm3Params .TBCTL SYNCOSEL = 3 ; // d i s a b l e s y n c h r on i z a t i o n s e l e c t
EPwm3Params .TBCTL PHSEN = 0 ; //do not l oad from phase r e g i s t e r
EPwm3Params .TBCTL PHSDIR = 0 ; // phase d i r e c t i o n s e t
EPwm3Params .TBPHS = 0 ; // s e t s t h e t ime base phase
EPwm3Params .TBCTL HSPCLKDIV = 0 ; // h i gh speed t ime base c l o c k p r e s c a l e = /1
EPwm3Params .TBCTL CLKDIV = 0 ; // t ime base c l o c k p r e s c a l e = /1
/∗−− Setup Counter Compare (CC) Submodule −−∗/
EPwm3Params .CMPCTLLOADAMODE = 0 ; // l oad 0 i n t o coun te r on compare t r u e
EPwm3Params .CMPCTLLOADBMODE = 0 ;
EPwm3Params .CMPA = 0 ; //The va l u e in t h e a c t i v e CMPA r e g i s t e r i s c on t i n uou s l y
compared to t h e time−base coun te r (TBCTR) . When the v a l u e s are equa l , t h e
counter−compare module g en e r a t e s a ” time−base coun te r e qua l t o coun te r compare A
” even t .
EPwm3Params .CMPB = 32000;
/∗−− Setup Action−Qua l i f i e r (AQ) Submodule −−∗/
EPwm3Params .AQCTLA = 0x24 ; //was dec36 // s e t ou tpu t h i gh when compare e qua l and ze ro
a t t imer o v e r f l ow va l u e
EPwm3Params .AQCTLB = 0x108 ; //was dec264
EPwm3Params .AQCSFRC CSFA = 0 ; //
EPwm3Params .AQCSFRC CSFB = 0 ; //
EPwm3Params .AQCSFRC RLDCSF = 0 ;
/∗−− Setup Dead−Band Generator (DB) Submodule −−∗/
EPwm3Params .DBCTL OUTMODE = 0 ;
EPwm3Params .DBCTL IN MODE = 0 ;
EPwm3Params .DBCTL POLSEL = 0 ;
EPwm3Params .DBRED = 0 . 0 ;
EPwm3Params .DBFED = 0 . 0 ;
/∗−− Setup Event−Tr i gge r (ET) Submodule −−∗/
EPwm3Params .ETSEL SOCAEN = 0 ;
EPwm3Params .ETSEL SOCASEL = 1 ;
EPwm3Params .ETPS SOCAPRD = 1 ;
EPwm3Params .ETSEL SOCBEN = 0 ;
EPwm3Params .ETSEL SOCBSEL = 1 ;
EPwm3Params .ETPS SOCBPRD = 1 ;
EPwm3Params .ETSEL INTEN = 1 ;
EPwm3Params .ETSEL INTSEL = 1 ;
EPwm3Params .ETPS INTPRD = 1 ;
/∗−− Setup PWM−Chopper (PC) Submodule −−∗/
EPwm3Params .PCCTL CHPEN = 0 ;
EPwm3Params .PCCTL CHPFREQ = 0 ;
EPwm3Params .PCCTLOSHTWTH = 0;
EPwm3Params .PCCTL CHPDUTY = 0 ;
/∗−− Setup Trip−Zone (TZ) Submodule −−∗/
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EPwm3Params .TZSEL = 0 ;
EPwm3Params .TZCTL TZA = 3 ;
EPwm3Params .TZCTL TZB = 3 ;
EPwm3Params .TZEINT OST = 0 ;
EPwm3Params .TZEINT CBC = 0 ;
/∗−− I n i t i a l ePWM3 −−∗/
config ePWMRegs(&EPwm3Regs , &EPwm3Params) ;
}
/∗ S t a r t f o r S−Funct ion ( c280xpwm) : ’<S6>/ePWM1’ ∗/
/∗∗∗ I n i t i a l i z e ePWM2 modules ∗∗∗/
{
EPWMPARAMS EPwm2Params ;
/∗−− Setup Time−Base (TB) Submodule −−∗/
EPwm2Params .TBPRD = PWMMAX;
EPwm2Params .TBCTLCTRMODE = 0 ;
EPwm2Params .TBCTL SYNCOSEL = 3 ;
EPwm2Params .TBCTL PHSEN = 0 ;
EPwm2Params .TBCTL PHSDIR = 0 ;
EPwm2Params .TBPHS = 0 ;
EPwm2Params .TBCTL HSPCLKDIV = 0 ;
EPwm2Params .TBCTL CLKDIV = 0 ;
/∗−− Setup Counter Compare (CC) Submodule −−∗/
EPwm2Params .CMPCTLLOADAMODE = 0 ;
EPwm2Params .CMPCTLLOADBMODE = 0 ;
EPwm2Params .CMPA = PWMMAX;
EPwm2Params .CMPB = 32000;
/∗−− Setup Action−Qua l i f i e r (AQ) Submodule −−∗/
EPwm2Params .AQCTLA = 36 ;
EPwm2Params .AQCTLB = 264 ;
EPwm2Params .AQCSFRC CSFA = 0 ;
EPwm2Params .AQCSFRC CSFB = 0 ;
EPwm2Params .AQCSFRC RLDCSF = 0 ;
/∗−− Setup Dead−Band Generator (DB) Submodule −−∗/
EPwm2Params .DBCTL OUTMODE = 0 ;
EPwm2Params .DBCTL IN MODE = 0 ;
EPwm2Params .DBCTL POLSEL = 0 ;
EPwm2Params .DBRED = 0 . 0 ;
EPwm2Params .DBFED = 0 . 0 ;
/∗−− Setup Event−Tr i gge r (ET) Submodule −−∗/
EPwm2Params .ETSEL SOCAEN = 0 ;
EPwm2Params .ETSEL SOCASEL = 1 ;
EPwm2Params .ETPS SOCAPRD = 1 ;
EPwm2Params .ETSEL SOCBEN = 0 ;
EPwm2Params .ETSEL SOCBSEL = 1 ;
EPwm2Params .ETPS SOCBPRD = 1 ;
EPwm2Params .ETSEL INTEN = 0 ;
EPwm2Params .ETSEL INTSEL = 1 ;
EPwm2Params .ETPS INTPRD = 1 ;
/∗−− Setup PWM−Chopper (PC) Submodule −−∗/
EPwm2Params .PCCTL CHPEN = 0 ;
EPwm2Params .PCCTL CHPFREQ = 0 ;
EPwm2Params .PCCTLOSHTWTH = 0;
EPwm2Params .PCCTL CHPDUTY = 0 ;
/∗−− Setup Trip−Zone (TZ) Submodule −−∗/
EPwm2Params .TZSEL = 0 ;
EPwm2Params .TZCTL TZA = 1 ;
EPwm2Params .TZCTL TZB = 1 ;
EPwm2Params .TZEINT OST = 0 ;
EPwm2Params .TZEINT CBC = 0 ;
/∗−− I n i t i a l ePWM2 −−∗/
config ePWMRegs(&EPwm2Regs , &EPwm2Params) ;
}
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/∗ S t a r t f o r S−Funct ion ( c280xpwm) : ’<S6>/ePWM2’ ∗/
/∗∗∗ I n i t i a l i z e ePWM1 modules ∗∗∗/
{
EPWMPARAMS EPwm1Params ;
/∗−− Setup Time−Base (TB) Submodule −−∗/
EPwm1Params .TBPRD = PWMMAX;
EPwm1Params .TBCTLCTRMODE = 0 ;
EPwm1Params .TBCTL SYNCOSEL = 3 ;
EPwm1Params .TBCTL PHSEN = 0 ;
EPwm1Params .TBCTL PHSDIR = 0 ;
EPwm1Params .TBPHS = 0 ;
EPwm1Params .TBCTL HSPCLKDIV = 0 ;
EPwm1Params .TBCTL CLKDIV = 0 ;
/∗−− Setup Counter Compare (CC) Submodule −−∗/
EPwm1Params .CMPCTLLOADAMODE = 0 ;
EPwm1Params .CMPCTLLOADBMODE = 0 ;
EPwm1Params .CMPA = PWMMAX;
EPwm1Params .CMPB = 32000;
/∗−− Setup Action−Qua l i f i e r (AQ) Submodule −−∗/
EPwm1Params .AQCTLA = 36 ;
EPwm1Params .AQCTLB = 264 ;
EPwm1Params .AQCSFRC CSFA = 0 ;
EPwm1Params .AQCSFRC CSFB = 0 ;
EPwm1Params .AQCSFRC RLDCSF = 0 ;
/∗−− Setup Dead−Band Generator (DB) Submodule −−∗/
EPwm1Params .DBCTL OUTMODE = 0 ;
EPwm1Params .DBCTL IN MODE = 0 ;
EPwm1Params .DBCTL POLSEL = 0 ;
EPwm1Params .DBRED = 0 . 0 ;
EPwm1Params .DBFED = 0 . 0 ;
/∗−− Setup Event−Tr i gge r (ET) Submodule −−∗/
EPwm1Params .ETSEL SOCAEN = 0 ;
EPwm1Params .ETSEL SOCASEL = 1 ;
EPwm1Params .ETPS SOCAPRD = 1 ;
EPwm1Params .ETSEL SOCBEN = 0 ;
EPwm1Params .ETSEL SOCBSEL = 1 ;
EPwm1Params .ETPS SOCBPRD = 1 ;
EPwm1Params .ETSEL INTEN = 0 ;
EPwm1Params .ETSEL INTSEL = 1 ;
EPwm1Params .ETPS INTPRD = 1 ;
/∗−− Setup PWM−Chopper (PC) Submodule −−∗/
EPwm1Params .PCCTL CHPEN = 0 ;
EPwm1Params .PCCTL CHPFREQ = 0 ;
EPwm1Params .PCCTLOSHTWTH = 0;
EPwm1Params .PCCTL CHPDUTY = 0 ;
/∗−− Setup Trip−Zone (TZ) Submodule −−∗/
EPwm1Params .TZSEL = 0 ;
EPwm1Params .TZCTL TZA = 1 ;
EPwm1Params .TZCTL TZB = 1 ;
EPwm1Params .TZEINT OST = 0 ;
EPwm1Params .TZEINT CBC = 0 ;
/∗−− I n i t i a l ePWM1 −−∗/
config ePWMRegs(&EPwm1Regs , &EPwm1Params) ;
}
}
void EPWMset( f loat chan1 , f loat chan2 , f loat chan3 ){
58
i f ( chan1 > 1)
chan1 = 1 ;
i f ( chan1 < 0)
chan1 = 0 ;
i f ( chan2 > 1)
chan2 = 1 ;
i f ( chan2 < 0)
chan2 = 0 ;
i f ( chan3 > 1)
chan3 = 1 ;
i f ( chan3 < 0)




/∗−− Update CMPA va l u e f o r ePWM3 −−∗/
{
EPwm3Regs .CMPA. ha l f .CMPA = (Uint16 ) ( chan3 ) ;
}
/∗−− Update CMPB va l u e f o r ePWM3 −−∗/
{
EPwm3Regs .CMPB = (Uint16 ) ( chan3 ) ;
}
/∗ S−Funct ion ( c280xpwm) : ’<S6>/ePWM1’ ∗/
/∗−− Update CMPA va l u e f o r ePWM2 −−∗/
{
EPwm2Regs .CMPA. ha l f .CMPA = (Uint16 ) ( chan2 ) ;
}
/∗−− Update CMPB va l u e f o r ePWM2 −−∗/
{
EPwm2Regs .CMPB = (Uint16 ) ( chan2 ) ;
}
/∗ S−Funct ion ( c280xpwm) : ’<S6>/ePWM2’ ∗/
/∗−− Update CMPA va l u e f o r ePWM1 −−∗/
{
EPwm1Regs .CMPA. ha l f .CMPA = (Uint16 ) ( chan1 ) ;
}
/∗−− Update CMPB va l u e f o r ePWM1 −−∗/
{





LCD. h − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to LCD
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
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bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
// based on arduino hd44780 l i b r a r y
#ifndef LCDLIBS H
#define LCDLIBS H
#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
// commands
#define LCD CLEARDISPLAY 0x01
#define LCDRETURNHOME 0x02
#define LCDENTRYMODESET 0x04
#define LCD DISPLAYCONTROL 0x08
#define LCD CURSORSHIFT 0x10
#define LCD FUNCTIONSET 0x20
#define LCDSETCGRAMADDR 0x40
#define LCDSETDDRAMADDR 0x80
// f l a g s f o r d i s p l a y en t r y mode
#define LCD ENTRYRIGHT 0x00
#define LCD ENTRYLEFT 0x02
#define LCD ENTRYSHIFTINCREMENT 0x01
#define LCD ENTRYSHIFTDECREMENT 0x00
// f l a g s f o r d i s p l a y on/ o f f c o n t r o l
#define LCD DISPLAYON 0x04
#define LCD DISPLAYOFF 0x00
#define LCD CURSORON 0x02
#define LCD CURSOROFF 0x00
#define LCD BLINKON 0x01
#define LCD BLINKOFF 0x00
// f l a g s f o r d i s p l a y / cur so r s h i f t




// f l a g s f o r f u n c t i o n s e t
#define LCD 8BITMODE 0x10
#define LCD 4BITMODE 0x00
#define LCD 2LINE 0x08
#define LCD 1LINE 0x00
#define LCD 5x10DOTS 0x04
#define LCD 5x8DOTS 0x00
void LCDcommand(unsigned char value ) ;
void LCDwrite (unsigned char value ) ;
void LCDwrite8bits (unsigned char value ) ;
void LCDpulseEnable (void ) ;
void LCDsend(unsigned char value , unsigned char mode) ;
void LCDinit (unsigned char co l s , unsigned char l i n e s ) ;
void LCDclear ( ) ;
void LCDhome( ) ;
void LCDnoDisplay ( ) ;
void LCDdisplay ( ) ;
void LCDPrint ( char ∗ mline1 , char ∗ mline2 ) ;
void LCDupdate ( ) ;




LCD. c − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to LCD
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
// based on arduino source code f o r hd44780 d i s p l a y
#include " LCD . h "
unsigned char LCDdisplaycontro l ;
unsigned char LCDdisplayfunct ion ;
unsigned char LCDdisplaymode ;
void LCDcommand(unsigned char value ) {
LCDsend( value , 0) ;
}
void LCDwrite (unsigned char value ) {
LCDsend( value , 1) ;
}
int LCDposition ;
char l i n e 1 [ 2 0 ] ;
char l i n e 2 [ 2 0 ] ;
void LCDPrint ( char ∗ mline1 , char ∗ mline2 ){
memcpy( l ine1 , mline1 , s izeof ( l i n e 1 ) ) ;
memcpy( l ine2 , mline2 , s izeof ( l i n e 2 ) ) ;
}
void LCDupdate ( ) {
i f ( LCDposition < 20){
LCDwrite ( l i n e 1 [ LCDposition ] ) ;
}
else i f ( LCDposition == 20){
LCDcommand(LCDSETDDRAMADDR | 0x40 ) ;
}
else i f ( LCDposition < 41){
LCDwrite ( l i n e 2 [ LCDposition − 21 ] ) ;
}
else i f ( LCDposition == 41){





/∗ vo i d LCDsetCursor ( u i n t 8 t co l , u i n t 8 t row ) ∗/
/∗ { ∗/
/∗ i n t r o w o f f s e t s [ ] = { 0x00 , 0x40 , 0x14 , 0 x54 } ; ∗/
/∗ i f ( row > numl ines ) { ∗/
/∗ row = numl ines −1; // we count rows s t a r t i n g w/0 ∗/
/∗ } ∗/
/∗ ∗/
/∗ LCDcommand(LCD SETDDRAMADDR | ( c o l + r o w o f f s e t s [ row ] ) ) ; ∗/
/∗ } ∗/
void LCDwrite8bits (unsigned char value ) {
value = value & 0x00FF ;
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value = ( ( value ∗ 0x80200802ULL ) & 0x0884422110ULL ) ∗ 0x0101010101ULL >> 32 ;
GpioDataRegs .GPBCLEAR. a l l = 0xFF000000 ; // c l e a r t h e top p in s
GpioDataRegs .GPBSET. a l l = 0xFF000000 & ( (unsigned long ) value << 24) ;
LCDpulseEnable ( ) ;
}
void LCDpulseEnable (void ) {
//GpioDataRegs .GPBCLEAR. b i t . GPIO53 = 1 ;
//DELAY US(1) ;
GpioDataRegs .GPBSET. b i t .GPIO53 = 1 ; // d i g i t a lW r i t e ( e n a b l e p i n , HIGH) ;
//DELAY US(1) ; // enab l e p u l s e must be >450ns
GpioDataRegs .GPBCLEAR. b i t .GPIO53 = 1 ; // d i g i t a lW r i t e ( e n a b l e p i n , LOW) ;
//DELAY US(100) ; // commands need > 37 us to s e t t l e
}
void LCDsend(unsigned char value , unsigned char mode) {
GpioDataRegs .GPBDAT. b i t .GPIO55 = mode ;
// d i g i t a lW r i t e ( r s p i n , mode ) ;
// i f t h e r e i s a RW pin i nd i c a t e d , s e t i t low to Write
// d i g i t a lW r i t e ( rw p in , LOW) ;
GpioDataRegs .GPBCLEAR. b i t .GPIO54 = 1 ;
LCDwrite8bits ( value ) ;
}
void LCDinit (unsigned char co l s , unsigned char l i n e s ) {
LCDdisplayfunct ion |= LCD 2LINE | LCD 8BITMODE | LCD 5x8DOTS ; ;
// SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION !
// accord ing to da t a she e t , we need a t l e a s t 40ms a f t e r power r i s e s above 2 .7V
// b e f o r e s end ing commands . Arduino can turn on way b e f e r 4 .5V so we ’ l l wa i t 50
DELAY US(50000) ;
// Now we p u l l bo th RS and R/W low to b e g in commands
// d i g i t a lW r i t e ( r s p i n , LOW) ;
GpioDataRegs .GPBCLEAR. b i t .GPIO55 = 1 ;
// d i g i t a lW r i t e ( e n a b l e p i n , LOW) ;
GpioDataRegs .GPBCLEAR. b i t .GPIO53 = 1 ;
// d i g i t a lW r i t e ( rw p in , LOW) ;
GpioDataRegs .GPBCLEAR. b i t .GPIO54 = 1 ;
DELAY US(150) ;
// t h i s i s a c co rd ing to t h e h i t a c h i HD44780 d a t a s h e e t
// page 45 f i g u r e 23
// Send f un c t i o n s e t command sequence
LCDcommand(LCD FUNCTIONSET | LCDdisplayfunct ion ) ;
DELAY US(4500) ; // wa i t more than 4 .1ms
// second t r y
LCDcommand(LCD FUNCTIONSET | LCDdisplayfunct ion ) ;
DELAY US(150) ;
// t h i r d go
LCDcommand(LCD FUNCTIONSET | LCDdisplayfunct ion ) ;
DELAY US(150) ;
// f i n a l l y , s e t # l i n e s , f o n t s i z e , e t c .
LCDcommand(LCD FUNCTIONSET | LCDdisplayfunct ion ) ;
DELAY US(150) ;
// turn the d i s p l a y on wi th no cur so r or b l i n k i n g d e f a u l t
LCDdisplaycontro l = LCD DISPLAYON | LCD CURSOROFF | LCD BLINKOFF;
LCDdisplay ( ) ;
DELAY US(150) ;
// c l e a r i t o f f
LCDclear ( ) ;
DELAY US(150) ;
// I n i t i a l i z e to d e f a u l t t e x t d i r e c t i o n ( f o r romance l anguage s )
LCDdisplaymode = LCD ENTRYLEFT | LCD ENTRYSHIFTDECREMENT;
// s e t t h e en t r y mode




void LCDclear ( )
{
LCDcommand(LCD CLEARDISPLAY) ; // c l e a r d i s p l a y , s e t cu r so r p o s i t i o n to z e ro




LCDcommand(LCDRETURNHOME) ; // s e t cu r so r p o s i t i o n to z e ro
DELAY US(2000) ; // t h i s command t a k e s a l ong t ime !
}
// Turn the d i s p l a y on/ o f f ( q u i c k l y )
void LCDnoDisplay ( ) {
LCDdisplaycontro l &= ˜LCD DISPLAYON;
LCDcommand(LCD DISPLAYCONTROL | LCDdisplaycontro l ) ;
}
void LCDdisplay ( ) {
LCDdisplaycontro l |= LCD DISPLAYON;




Math l i b . h − Base c l a s s t h a t p r o v i d e s PID and matr ix m u l t i p l i c a t i o n op e r a t i o n s in
f l o a t i n g po i n t
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware




#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
#define r ea l T double
typedef struct PIDstruct{
f loat Pgain ;
f loat I ga in ;
f loat Dgain ;
double I n t e g r a l ;
f loat Dcurrent ;
f loat Dprev ;
}PIDstruct ;
typedef struct I s t r u c t {
f loat I ga in ;
double I n t e g r a l ;
f loat InputPrev ;
char s a tu ra t i on ;
f loat satHI ;
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f loat satLO ;
} I s t r u c t ;
typedef struct FIRstruct{
f loat prevsamples [ 4 ] ;
}FIRstruct ;
f loat MathPID( PIDstruct ∗ PID , f loat P, f loat I , f loat D) ;
f loat MathI ( I s t r u c t ∗ In t eg ra l , f loat I ) ;
f loat MathSat ( f loat input , f loat max , f loat min) ;
f loat MathFIR4( FIRstruct ∗ FIR , f loat sample ) ;
void Mmpy2x2( rea l T A[ 4 ] , r ea l T B[ 4 ] , r ea l T out [ 4 ] ) ;
void Mmpy2x1( rea l T A[ 4 ] , r ea l T B[ 2 ] , r ea l T out [ 2 ] ) ;
void Mmpy2xs( rea l T A[ 4 ] , r ea l T s , r ea l T out [ 4 ] ) ;
void Sq2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] ) ;
void Mmpydot2x2( rea l T A[ 4 ] , r ea l T B[ 4 ] , r ea l T out [ 4 ] ) ;
void Mexp2x2( rea l T A[ 4 ] , r ea l T out [ 4 ] ) ;
void Minv2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] ) ;
void Macc2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] ) ;
void Macc2x1 ( rea l T A[ 2 ] , r ea l T out [ 2 ] ) ;
#define VC ZONEPLUS 0x01
#define VC ZONEZERO 0x02
#define VC ZONEMINUS 0x04
#define IL ZONEPLUS 0x40
#define IL ZONEZERO 0x20
#define IL ZONEMINUS 0x10
unsigned char Error2Zone ( rea l T i l , r ea l T vc ) ;
#endif // end o f d e f i n i t i o n
C.11 Mathlib.c
/∗
Math l i b . c − Base c l a s s t h a t p r o v i d e s PID and matr ix m u l t i p l i c a t i o n op e r a t i o n s in
f l o a t i n g po i n t
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#include " M a t h l i b . h "
#include " m a t h . h "
f loat MathPID( PIDstruct ∗ PID , f loat P, f loat I , f loat D){
// t h i s i s a r e a l l y no i s y d e r i v i i t v e so i t s hou l d not r e a l l y be used . . .
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f loat d e r i v i t i v e ;
d e r i v i t i v e = (D − (PID−>Dprev ) ) /SAMPLETIME;
(PID−>Dprev ) = D;
PID−>I n t e g r a l += ( I ∗ (PID−>I ga in ) )∗SAMPLETIME;
return ( f loat ) (PID−>I n t e g r a l + (PID−>Pgain )∗P + d e r i v i t i v e ∗ (PID−>Dgain ) ) ;
}
// t r a p e z o i d a l i n t e g r a t i o n
f loat MathI ( I s t r u c t ∗ In t eg ra l , f loat I ){
In t eg ra l−>I n t e g r a l += (double ) ( In t eg ra l−>I ga in ∗ ( ( I + In t eg ra l−>InputPrev ) /2) )∗
SAMPLETIME;
i f ( In t eg ra l−>s a tu ra t i on ) {
i f ( In t eg ra l−>I n t e g r a l > In t eg ra l−>satHI )
In t eg ra l−>I n t e g r a l = In t eg ra l−>satHI ;
i f ( In t eg ra l−>I n t e g r a l < In t eg ra l−>satLO )
In t eg ra l−>I n t e g r a l = In t eg ra l−>satLO ;
}
In t eg ra l−>InputPrev = I ;
return ( f loat ) In t eg ra l−>I n t e g r a l ;
}
f loat MathSat ( f loat input , f loat max , f loat min){
i f ( input > max)
input = max ;
i f ( input < min)
input = min ;
return input ;
}
f loat MathFIR4( FIRstruct ∗ FIR , f loat sample ){
f loat temp ;
temp = ( sample − FIR−>prevsamples [ 0 ] + FIR−>prevsamples [ 1 ] − FIR−>prevsamples [ 2 ] +
FIR−>prevsamples [ 3 ] ) /5 ;
FIR−>prevsamples [ 3 ] = FIR−>prevsamples [ 2 ] ;
FIR−>prevsamples [ 2 ] = FIR−>prevsamples [ 1 ] ;
FIR−>prevsamples [ 1 ] = FIR−>prevsamples [ 0 ] ;
FIR−>prevsamples [ 0 ] = sample ;
return temp ;
}
// ///////////////////////////////////////////////////////MATLAB AUTOGEN FUNCTIONS
// f i r s t i s x second i s y so x by y matr ix
// mu l t i p l y two 2x2 mat r i c s t o g e t h e r
void Mmpy2x2( rea l T A[ 4 ] , r ea l T B[ 4 ] , r ea l T out [ 4 ] ) {
out [ 0 ] = A[ 0 ] ∗B[ 0 ] + A[ 1 ] ∗B [ 2 ] ;
out [ 1 ] = A[ 0 ] ∗B[ 1 ] + A[ 1 ] ∗B [ 3 ] ;
out [ 2 ] = A[ 2 ] ∗B[ 0 ] + A[ 3 ] ∗B [ 2 ] ;
out [ 3 ] = A[ 2 ] ∗B[ 1 ] + A[ 3 ] ∗B [ 3 ] ;
}
// mu l t i p l y a 2 x2 ∗ 1x2 to g e t a 1 x2
void Mmpy2x1( rea l T A[ 4 ] , r ea l T B[ 2 ] , r ea l T out [ 2 ] ) {
out [ 0 ] = A[ 0 ] ∗B[ 0 ] + A[ 1 ] ∗B [ 1 ] ;
out [ 1 ] = A[ 2 ] ∗B[ 0 ] + A[ 3 ] ∗B [ 1 ] ;
}
// mu l t i p l y a 2 x2 by a s c a l a r
void Mmpy2xs( rea l T A[ 4 ] , r ea l T s , r ea l T out [ 4 ] ) {
out [ 0 ] = A[ 0 ] ∗ s ;
out [ 1 ] = A[ 1 ] ∗ s ;
out [ 2 ] = A[ 2 ] ∗ s ;
out [ 3 ] = A[ 3 ] ∗ s ;
}
void Sq2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] ) {
out [ 0 ] = A[ 0 ] ∗A[ 0 ] + A[ 1 ] ∗A[ 2 ] ;
out [ 1 ] = A[ 0 ] ∗A[ 1 ] + A[ 1 ] ∗A[ 3 ] ;
out [ 2 ] = A[ 2 ] ∗A[ 0 ] + A[ 3 ] ∗A[ 2 ] ;
out [ 3 ] = A[ 2 ] ∗A[ 1 ] + A[ 3 ] ∗A[ 3 ] ;
}
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// dot mu l t i p l y , mu l t i p l y e l ement wi ze two mat r i c e s t o g e t h e r
void Mmpydot2x2( rea l T A[ 4 ] , r ea l T B[ 4 ] , r ea l T out [ 4 ] ) {
out [ 0 ] = A[ 0 ] ∗B [ 0 ] ;
out [ 1 ] = A[ 1 ] ∗B [ 1 ] ;
out [ 2 ] = A[ 2 ] ∗B [ 2 ] ;
out [ 3 ] = A[ 3 ] ∗B [ 3 ] ;
}
#define ITER (6 . 0 0 )
void Mexp2x2( rea l T A[ 4 ] , r ea l T out [ 4 ] ) {
r ea l T X [ 4 ] ;
r ea l T A2 [ 4 ] ;
r ea l T T1 [ 4 ] ;
r ea l T cX [ 4 ] ;
r ea l T mxc = 0 . 5 0 ;
r ea l T nm;
rea l T s ;
r ea l T norm ;
rea l T E [ 4 ] = {1 ,0 ,0 , 1} ; //make eye (2)
r ea l T D[ 4 ] = {1 ,0 ,0 , 1} ;
int logtwo ;
int i , j , k ;
//Find the i n f norm o f t h e matr ix A (max row sum)
i f ( (A[ 0 ] + A[ 1 ] ) > (A[ 2 ] + A[ 3 ] ) ){
norm = (A[ 0 ] + A[ 1 ] ) ;
} else {
norm = (A[ 2 ] + A[ 3 ] ) ;
}
// f i n d t he l o g 2 o f t h i s
f r exp (norm , &logtwo ) ;
logtwo += 1 ;
i f ( logtwo < 0) {
logtwo = 0 ;
memcpy(A2 ,A, s izeof (A2) ) ;
}
else {
// s c a l e A to some exponent o f l o g 2
for ( i = 0 ; i < 4 ; i++){
A2 [ i ] = ldexp (A[ i ] , −logtwo ) ; // d i v i d e by 2ˆ l o g two which i s same as x∗2ˆ−
l o g two so we can use op t im i z ed i n s t r u c t i o n s f o r t h i s
}
}
// copy A to X
memcpy(X,A2 , s izeof (X) ) ;
mxc = 0 . 5 ;
//do E = I + C∗A
//do D = I − c∗A
for ( i = 0 ; i < 4 ; i++){
E[ i ] = E[ i ] + ldexp (A2 [ i ] , −1) ;
D[ i ] = D[ i ] − ldexp (A2 [ i ] , −1) ;
}
for ( k = 2 ; k <= ITER; k++){
mxc = mxc ∗ (ITER − k + 1) /(k ∗ ( (2 ∗ ITER) − k + 1) ) ;
Mmpy2x2(A2 , X, A) ;
memcpy(X,A, s izeof (X) ) ; // copy r e s u l t s back i n t o X
//Do E = E + c∗X
for ( i = 0 ; i < 4 ; i++){
cX [ i ] = mxc ∗ X[ i ] ; // l d e x p (X[ i ] , −1) ;// mu l t i p l y by 1/2
E[ i ] = E[ i ] + cX [ i ] ;
}
i f ( k & 0x01 ){
for ( i = 0 ; i < 4 ; i++){
D[ i ] = D[ i ] − cX [ i ] ;
}
} else {
for ( i = 0 ; i < 4 ; i++){





//now we are done i t e r a t i n g , and need to do some cra zy E = D\E
memcpy(X,E, s izeof (X) ) ; // copy r e s u l t s back i n t o X
// f i g u r e out i f t h e upper r i g h t i s l a r g e r than the upper l e f t en t r y
i f ( abs (D[ 1 ] ) > abs (D[ 0 ] ) ){
i = 2 ;
j = 1 ;
} else{
i = 1 ;
j = 2 ;
}
nm = D[ j − 1 ] / D[ i − 1 ] ;
s = D[ j + 1 ] − nm ∗ D[ i + 1 ] ;
// dont t e s t f o r bad t h i n g s l i k e z e ro e n t r i e s here . . j u s t assume good
//manual ly u n r o l l e d be low
// f o r ( k = 0 ; k < 2 ; k++) {
// E[1 + ( k << 1) ] = (X[ ( j − 1) + ( k << 1) ] − X[ ( i − 1) + ( k << 1) ] ∗ nm) / s ;
// E[ k << 1 ] = (X[ ( i − 1) + ( k << 1) ] − E[1 + ( k << 1) ] ∗ D[ i + 1 ] ) / D[ i −
1 ] ;
// }
E [ 0 ] = (X[ ( i − 1) ] − E [ 1 ] ∗ D[ i + 1 ] ) / D[ i − 1 ] ;
E [ 1 ] = (X[ ( j − 1) ] − X[ ( i − 1) ] ∗ nm) / s ;
E [ 2 ] = (X[ ( i − 1) + 2 ] − E [ 3 ] ∗ D[ i + 1 ] ) / D[ i − 1 ] ;
E [ 3 ] = (X[ ( j − 1) + 2 ] − X[ ( i − 1) + 2 ] ∗ nm) / s ;
//undo s c a l i n g by r ep ea t e d s qua r i n g
for ( i = 0 ; i < logtwo ; i++){
Sq2x2 (E, T1) ;
memcpy(E,T1 , s izeof (E) ) ;
}
// copy r e s u l t from E to ou tpu t
memcpy( out ,E, s izeof (E) ) ;
}
void Minv2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] ) {
r ea l T temp ;
temp = 1/(A[ 0 ] ∗A[ 3 ] − A[ 1 ] ∗A[ 2 ] ) ;
out [ 0 ] = A[ 3 ] ∗ temp ;
out [ 1 ] = −A[ 1 ] ∗ temp ;
out [ 2 ] = −A[ 2 ] ∗ temp ;
out [ 3 ] = A[ 0 ] ∗ temp ;
}
void Macc2x2 ( rea l T A[ 4 ] , r ea l T out [ 4 ] )
{
out [ 0 ] += A[ 0 ] ;
out [ 1 ] += A[ 1 ] ;
out [ 2 ] += A[ 2 ] ;
out [ 3 ] += A[ 3 ] ;
}
void Macc2x1 ( rea l T A[ 2 ] , r ea l T out [ 2 ] )
{
out [ 0 ] += A[ 0 ] ;
out [ 1 ] += A[ 1 ] ;
}
unsigned char Error2Zone ( rea l T i l , r ea l T vc ){
unsigned char temp = 0 ;
i f ( i l > NOISEI){
temp = IL ZONEPLUS ;
} else i f ( i l > −NOISEI){
temp = IL ZONEZERO;
} else {
temp = IL ZONEMINUS ;
}
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i f ( vc > NOISEI){
temp |= VC ZONEPLUS;
} else i f ( vc > −NOISEI){
temp |= VC ZONEZERO;
} else {






ObsParams . h − Values used f o r o b s e r v e r parameters
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
/∗
#de f i n e A11 (−2.0040 e0 )
#d e f i n e A12 (−2.0040 e3 )
#d e f i n e A21 (1 .72410 e3 )
#d e f i n e A22 (0 e0 )
#d e f i n e B11 (2 .0040 e3 )
#d e f i n e B22 (−1.72410 e3 )
//4 , 5
#d e f i n e L11 (7 . 998 e3 )
#d e f i n e L12 (2 .5004 e3 )
#d e f i n e L21 (1 .7241 e3 )
#d e f i n e L22 (8 e3 )
∗/
#define SIGMA (100 e0 )
#define RESR (0 .082 e0 )
#define RDSON (0 .022 e0 )
#define RDIODE (0 . 1 e0 )
#define RINDUCTOR (0 . 04 e0 )
#define INDUCTOR (500 .9 e−6)
#define CAPACITOR (534 e−6)
#define VDIODE (0 .5137 e0 )
// I n v e r s e s so t h e comp i l e r doe sn t do d i v i d e s
#define ISIGMA (1 . 0 e−2)
#define IRESR (12 .195121 e0 )
#define IRDSON (45.45454545 e0 )
#define IRDIODE (10 e0 )
#define IRINDUCTOR (25 e0 )
#define IINDUCTOR (1996 .4064 e0 )
#define ICAPACITOR (1872 .659 e0 )
#define IVDIODE (1 .94666 e0 )
// d i l = + Cd/INDUCTOR∗ ge t chan (Vc)
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#define NOISEI ( 0 . 4 )
#define NOISEC (0 . 0 3 )
C.13 Print.h
/∗
Pr in t . h − Base c l a s s t h a t p r o v i d e s p r i n t ( ) and p r i n t l n ( )
Copyr i gh t ( c ) 2008 David A. Me l l i s . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong w i th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#ifndef Pr int h
#define Pr int h
#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "






void printNumber (unsigned long n , unsigned char base ) ;
void pr in tF loa t (double number , unsigned char d i g i t s ) ;
void pr in t ( char s t r [ ] ) ;
void printN8S (char , int ) ;
void printN8U (unsigned char , int ) ;
void pr in t In tS ( int , int ) ;
void pr intIntU (unsigned int , int ) ;
void printLongS ( long , int ) ;
void printLongU (unsigned long , int ) ;
void printDouble (double , int ) ; // second param i s 2




Pr in t . cpp − Base c l a s s t h a t p r o v i d e s p r i n t ( ) and p r i n t l n ( )
Copyr i gh t ( c ) 2008 David A. Me l l i s . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
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This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
Modi f i ed 23 November 2006 by David A. Me l l i s
∗/
//#in c l u d e <s t d i o . h>
//#in c l u d e <s t r i n g . h>
//#in c l u d e <math . h>
#include " P r i n t . h "
// Pub l i c Methods //////////////////////////////////////////////////////////////
/∗ d e f a u l t imp l ementa t ion : may be ov e r r i d d en ∗/
void wr i te ( const char ∗ s t r )
{
while (∗ s t r ){




/∗ d e f a u l t imp l ementa t ion : may be ov e r r i d d en ∗/
void writeN ( char ∗ buf f e r , unsigned char s i z e )
{
while ( s i z e −−)
s c i a xmi t (∗ bu f f e r++) ;
}
void pr in t ( char s t r [ ] )
{
wr i te ( s t r ) ;
}
void printN8S ( char c , int base )
{
printLongS ( ( long ) c , base ) ;
}
void printN8U (unsigned char b , int base )
{
pr intIntU ( (unsigned long ) b , base ) ;
}
void pr in t In tS ( int n , int base )
{
printLongS ( ( long ) n , base ) ;
}
void pr intIntU (unsigned int n , int base )
{
pr intIntU ( (unsigned long ) n , base ) ;
}
void printLongS ( long n , int base )
{
i f ( base == 0) {
printLongS (n ,DEC) ;
} else i f ( base == 10) {
i f (n < 0) {
pr in t ( " - " ) ;
n = −n ;
}
printNumber (n , 10) ;
} else {




void printLongU (unsigned long n , int base )
{
i f ( base == 0) writeN ( ( char ∗)n , 4 ) ;
else printNumber (n , base ) ;
}
void printDouble (double n , int d i g i t s )
{
pr in tF loa t (n , d i g i t s ) ;
}
void p r i n t l n (void )
{
pr in t ( " \ r " ) ;
p r i n t ( " \ n " ) ;
}
// Pr i v a t e Methods /////////////////////////////////////////////////////////////
void printNumber (unsigned long n , unsigned char base )
{
unsigned char buf [ 8 ∗ s izeof ( long ) ] ; // Assumes 8− b i t char s .
unsigned long i = 0 ;
i f (n == 0) {
pr in t ( " 0 " ) ;
return ;
}
while (n > 0) {
buf [ i++] = n % base ;
n /= base ;
}
for ( ; i > 0 ; i−−)
s c i a xmi t ( ( char ) ( buf [ i − 1 ] < 10 ?
’ 0 ’ + buf [ i − 1 ] :
’ A ’ + buf [ i − 1 ] − 10) ) ;
}
void pr in tF loa t (double number , unsigned char d i g i t s )
{
unsigned char i ;
double rounding = 0 . 5 ;
unsigned long i n t p a r t ;
double remainder ;
int toPr int ;
// Handle n e g a t i v e numbers
i f ( number < 0 . 0 )
{
pr in t ( " - " ) ;
number = −number ;
}
// Round c o r r e c t l y so t h a t p r i n t ( 1 . 999 , 2) p r i n t s as ”2 .00”
for ( i =0; i<d i g i t s ; ++i )
rounding /= 10 . 0 ;
number += rounding ;
// Ex t r a c t t h e i n t e g e r pa r t o f t h e number and p r i n t i t
i n t p a r t = (unsigned long ) number ;
remainder = number − (double ) i n t p a r t ;
printLongU ( in t pa r t ,DEC) ;
// Pr in t t h e dec ima l po in t , bu t on l y i f t h e r e are d i g i t s beyond
i f ( d i g i t s > 0)
p r in t ( " . " ) ;
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// Ex t r a c t d i g i t s from the remainder one a t a t ime
while ( d i g i t s−− > 0)
{
remainder ∗= 10 . 0 ;
toPr int = ( int ) remainder ;
p r in t In tS ( toPrint ,DEC) ;





r i n g . h − Base c l a s s t h a t p r o v i d e s a b u f f e r e d reader and w r i t e r u s ing r i n g s
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware




#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " s w i t c h e r l i b s . h "
#define RINGSIZE 4
typedef struct adcr ingsample {
f loat samples [ 8 ] ;
unsigned char va l i d ;
f loat time ;
unsigned short rawtime ;
} adcr ingsample ;
typedef struct adc r ingde f {
adcr ingsample sample [RINGSIZE ] ;
int head ;
int t a i l ;
int s i z e ;
} adc r ingde f ;
void i n i tR ingbu f (void ) ;
adcr ingsample ∗ popRingElem (void ) ;
void insertRingElem ( adcr ingsample ∗) ;
int adc r i n gava l i ab l e (void ) ;




r i n g . c − Base c l a s s t h a t p r o v i d e s a b u f f e r e d reader and w r i t e r u s ing r i n g s
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
#include " R i n g . h "
adc r ingde f adcr ing ;
void i n i tR ingbu f (void ){
adcr ing . head = 0 ;
adcr ing . t a i l = 0 ;
adcr ing . s i z e = 0 ;
}
void insertRingElem ( adcr ingsample ∗ element ){
int i = ( adcr ing . head + 1) % RINGSIZE ;
i f ( i != adcr ing . t a i l ){
memcpy(&( adcr ing . sample [ adcr ing . head ] ) , element , s izeof ( adcr ingsample ) ) ;
adcr ing . head = i ;
}
else {
//TODO: we have o v e r f l owed the b u f f e r and shou l d f l a g i t here :
asm( " NOP " ) ;
}
}
adcr ingsample ∗ popRingElem (void ){
i f ( adcr ing . head == adcr ing . t a i l ){
return ( adcr ingsample ∗) 0 ;
}
adcr ing . t a i l = (unsigned int ) ( adcr ing . t a i l + 1)% RINGSIZE ;
return &(adcr ing . sample [ adcr ing . t a i l ] ) ;
}
int adc r i n gava l i ab l e (void ){




s c i l i b . h − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to s e r i a l po r t
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
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v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware




#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
void s c i a e c h ob a c k i n i t (void ) ;
void s c i a f i f o i n i t (void ) ;
void s c i a xmi t ( int a ) ;
void sc ia msg ( const char ∗msg) ;
void s c i a r x i s r (void ) ;
unsigned char s c i a ha s by t e (void ) ;
unsigned char s c i a g e t b y t e (void ) ;
#endif // end o f DSP28x PROJECT H d e f i n i t i o n
C.18 Scilib.c
/∗
s c i l i b . c − Base c l a s s t h a t p r o v i d e s hardware i n t e r f a c e to s e r i a l po r t
Copyr i gh t ( c ) 2011 Kieran T Levin . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f twa r e ; you can r e d i s t r i b u t e i t and/ or
modi fy i t under t h e terms o f t h e GNU Lesse r Genera l Pub l i c
L i cense as p u b l i s h e d by t h e Free So f tware Foundation ; e i t h e r
v e r s i o n 2 .1 o f t h e License , or ( a t your op t i on ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in t h e hope t h a t i t w i l l be u s e f u l ,
bu t WITHOUT ANY WARRANTY; w i t hou t even the imp l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See t h e GNU
Lesse r Genera l Pub l i c L i cense f o r more d e t a i l s .
You shou l d have r e c e i v e d a copy o f t h e GNU Lesse r Genera l Pub l i c
L i cense a l ong wi th t h i s l i b r a r y ; i f not , w r i t e to t h e Free So f tware
Foundation , Inc . , 51 Frank l i n St , F i f t h Floor , Boston , MA 02110−1301 USA
∗/
// s c i a
#include " S c i l i b . h "
// Test 1 ,SCIA DLB, 8− b i t word , baud r a t e 0x000F , d e f a u l t , 1 STOP b i t , no p a r i t y
#define LSPCLK 37500000
#define BAUDRATE 115200
#define BAUDREG (LSPCLK/(BAUDRATE∗8) − 1)
void s c i a e c h ob a c k i n i t ( )
{
// Note : C locks were turned on to t h e SCIA p e r i p h e r a l
// in t h e I n i t S y sC t r l ( ) f u n c t i o n
SciaRegs .SCICCR. a l l =0x0007 ; // 1 s t op b i t , No l oopbac k
// No pa r i t y , 8 char b i t s ,
// async mode , i d l e− l i n e p r o t o c o l
SciaRegs . SCICTL1 . a l l =0x0003 ; // enab l e TX, RX, i n t e r n a l SCICLK ,
// D i s a b l e RX ERR, SLEEP, TXWAKE
SciaRegs . SCICTL2 . a l l =0x0003 ;
SciaRegs . SCICTL2 . b i t .TXINTENA =1;
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SciaRegs . SCICTL2 . b i t .RXBKINTENA =1;
/∗ #i f (CPU FRQ 150MHZ)
SciaRegs .SCIHBAUD =0x0001 ; // 9600 baud @LSPCLK = 37.5MHz.
SciaRegs .SCILBAUD =0x00E7 ;
#end i f
#i f (CPU FRQ 100MHZ)
SciaRegs .SCIHBAUD =0x0001 ; // 9600 baud @LSPCLK = 20MHz.
Sc iaRegs .SCILBAUD =0x0044 ;
#end i f ∗/
SciaRegs .SCIHBAUD = ( BAUDREG >> 8 ) & 0x00FF ;
SciaRegs .SCILBAUD = ( BAUDREG & 0x00FF ) ;
SciaRegs . SCICTL1 . a l l =0x0023 ; // Re l i n q u i s h SCI from Reset
}
// Transmit a c ha r a c t e r from the SCI
void s c i a xmi t ( int a )
{
while ( SciaRegs .SCIFFTX. b i t .TXFFST != 0) {}
SciaRegs .SCITXBUF=a ;
}
void sc ia msg ( const char ∗ msg)
{
int i ;
i = 0 ;
while (msg [ i ] != ’ \0 ’ )
{




// I n i t a l i z e t h e SCI FIFO
void s c i a f i f o i n i t ( )
{
SciaRegs .SCIFFTX. a l l=0xE040 ;
SciaRegs .SCIFFRX. a l l=0x204f ;
SciaRegs .SCIFFCT. a l l=0x0 ;
}
unsigned short rxbyte ;
unsigned short r e c i evedbyte ;
/∗
i n t e r r u p t vo i d s c i a r x i s r ( ) {
r x b y t e = SciaRegs .SCIRXBUF. a l l ;
r e c i e v e d b y t e = 1 ;
Sc iaRegs . SCIFFRX. b i t .RXFFOVRCLR=1; // Clear Over f low f l a g
Sc iaRegs . SCIFFRX. b i t .RXFFINTCLR=1; // Clear I n t e r r u p t f l a g
P ieCt r lReg s .PIEACK. a l l |=0 x100 ; // I s s u e PIE ack
}
∗/
unsigned char s c i a ha s by t e ( ) {




unsigned char s c i a g e t b y t e ( ) {
// r e c i e v e d b y t e = 0 ;
// r e t u rn r x b y t e ;
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#include " D S P 2 8 x _ P r o j e c t . h " // Device H e a d e r f i l e
#include " m a t h . h "
// s e r i a l po r t custom l i b r a r y
#define FALSE ( 0 )
#define TRUE ( 1 )
#define REALTIME
#define SAMPLERATE ( 1 .0E−005 ∗ 1000000 )
#define SAMPLETIME ( 1 .0E−005 )
#include " O b s p a r a m s . h "
#include " S c i l i b . h "
#include " A d c l i b . h "
#include " P r i n t . h "
#include " A d c 2 V A . h "
#include " E p w m l i b . h "
#include " M a t h l i b . h "
#include " LCD . h "
#include " R i n g . h "





%s e r i a l to Mf i l e r e co rde r . . . .
c l e a r
%i f (0 == i s v a l i d ( s ) )
s = s e r i a l ( ’ C O M 4 ’ ) ;
s e t ( s , ’ B a u d R a t e ’ ,115200 , ’ D a t a B i t s ’ , 8 , ’ P a r i t y ’ , ’ n o n e ’ ) ;
fopen ( s ) ;
%end
% Find a GPIB ob j e c t .
obj1 = i n s t r f i n d ( ’ T y p e ’ , ’ g p i b ’ , ’ B o a r d I n d e x ’ , 7 , ’ P r i m a r y A d d r e s s ’ , 1 , ’ Tag ’ , ’ ’ ) ;
% Create the GPIB ob j e c t i f i t does not e x i s t
% otherwi se use the ob j e c t that was found .
i f isempty ( obj1 )
obj1 = gpib ( ’ A G I L E N T ’ , 7 , 1) ;
else
f c l o s e ( obj1 ) ;
obj1 = obj1 (1)
end
% Connect to instrument object , obj1 .
fopen ( obj1 ) ;
f p r i n t f ( obj1 , ’ M O D E : RES ’ ) ;
f p r i n t f ( obj1 , ’ RES 10 ’ ) ;
%timer func t i on so we delay
t = timer ( ’ S t a r t D e l a y ’ , 5 , ’ T i m e r F c n ’ , . . .
@(x , y ) d i sp ( ’ W a i t i n g for c o n v e r t e r r e s u l t s ’ ) ) ;
%f l u s h the s e r i a l b u f f e r s
N = s . BytesAvai lab le ( ) ;
while (N˜=0)
f r ead ( s ,N) ;
N = s . BytesAvai lab le ( ) ;
end
Ts = 1e−5;
d i sp lay f rames = 2050;
x = ( 0 : Ts : ( d i sp lay f rames )∗Ts − Ts) ;
for r e s i s t a n c e = [2 , 5 , 1 0 , 15 , 20 ]
output = ze ro s (8 , d i sp lay f rames , 1 1 ) ;
for vo l tage = 1 :8
f p r i n t f ( obj1 , ’ RES % u ’ , r e s i s t a n c e ) ;
%Set the output vo l tage s e tpo i n t
f p r i n t f ( s , ’ % u ’ , vo l tage ) ;
%s t a r t the experiment by sending run
f p r i n t f ( s , ’ g ’ ) ;
s t a r t ( t ) ;
wait ( t ) ;
f p r i n t f ( s , ’ r ’ ) ;
s t a r t ( t ) ;
wait ( t ) ;
f p r i n t f ( s , ’ d ’ ) ;
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t l i n e = f g e t l ( s ) ;
counter = 1 ;
while (1 ˜= strncmp ( t l i n e , ’ S e c t i o n E n d ’ , 9 ) )
C = textscan ( t l i n e , ’ % f32 % f32 % f32 % f32 % f32 % f32 % f32 % f32 % f32 % f32 % f32 ’
, ’ d e l i m i t e r ’ , ’ , ’ ) ;
output ( voltage , counter , : ) = ce l l2mat (C) ;
counter = counter + 1 ;
t l i n e = f g e t l ( s ) ;
end
end
name = s p r i n t f ( ’ A u t o R u n R e s u l t s _ d a t a _ R I N D U C T O R =5 _ R l o a d =% u . mat ’ , r e s i s t a n c e ) ;
name
save (name , ’ o u t p u t ’ , ’ Ts ’ , ’ x ’ ) ;
end
%turn o f f the conver t e r
f p r i n t f ( s , ’ s ’ ) ;
f c l o s e ( s )
delete ( s )
c l e a r s
f c l o s e ( obj1 ) ;
%x = ( 0 : Ts : ( 4096 ) ∗Ts − Ts) ;
% subplot (3 , 3 , 9 )
% hold on
% plo t ( output ( : , 1 ) , output ( : , 2 ) , ’ c o l o r ’ , ’ b l u e ’ ) ;
% x l abe l ( ’ Il a m p s ’ ) ;
% y l abe l ( ’ Vc V o l t s ’ ) ;
% t i t l e ( ’ D i f f e r e n c e E q u a t i o n s XY ’ ) ;
%d i sp lay f rames = 1800; %drop the empty frames
%output = output ( 1 : d i sp lay f rames , : ) ;
%load ( ’ r e s u l t s _ d a t a . mat ’ ) ;
% subplot (6 , 2 , 1 )
% p lo t (x , output ( : , 5 ) ) ;
% t i t l e ( [ ’ V o l t a g e In . Avg ’ , num2str (mean( output ( : , 5 ) ) ) ] ) ;
% y l abe l ( ’ V ’ ) ;
%
% subplot (6 , 2 , 2 )
% p lo t (x , output ( : , 4 ) ) ;
% t i t l e ( [ ’ C u r r e n t In . Avg ’ , num2str (mean( output ( : , 4 ) ) ) ] ) ;
% y l abe l ( ’ A ’ ) ;
%
% subplot (6 , 2 , 3 )
% p lo t (x , output ( : , 3 ) ) ;
% t i t l e ( [ ’ I n d u c t o r C u r r e n t . Avg ’ , num2str (mean( output ( : , 3 ) ) ) ] ) ;
% y l abe l ( ’ A ’ ) ;
%
% subplot (6 , 2 , 4 )
% p lo t (x , output ( : , 2 ) ) ;
% t i t l e ( [ ’ V o l t a g e Out . Avg ’ , num2str (mean( output ( : , 2 ) ) ) ] ) ;
% y l abe l ( ’ V ’ ) ;
%
% subplot (6 , 2 , 5 )
% p lo t (x , output ( : , 1 ) ) ;
% t i t l e ( [ ’ C u r r e n t Out . Avg ’ , num2str (mean( output ( : , 1 ) ) ) ] ) ;
% y l abe l ( ’ A ’ ) ;
%
% subplot (6 , 2 , 6 )
% p lo t (x , output ( : , 6 ) ) ;
% t i t l e ( ’ F a u l t T r i g g e r ’ ) ;
% y l abe l ( ’ TF ’ ) ;
%
% subplot (6 , 2 , 7 )
% p lo t (x , output ( : , 7 ) ) ;
% t i t l e ( ’ O b s e r v e r Il ’ ) ;
% y l abe l ( ’ A ’ ) ;
%
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% subplot (6 , 2 , 8 )
% p lo t (x , output ( : , 8 ) ) ;
% t i t l e ( ’ E s t i m a t e d C a p a c i t o r V o l t a g e ’ ) ;
% y l abe l ( ’ V ’ ) ;
%
% subplot (6 , 2 , 9 )
% p lo t (x , ( output ( : , 9 ) ) ) ;
% t i t l e ( [ ’ V c F I R O U T . Avg ’ , num2str (mean( output ( : , 9 ) ) ) ] ) ;
% y l abe l ( ’ V ’ ) ;
%
% subplot (6 ,2 , 10 )
% p lo t (x , output ( : , 1 0 ) ) ;
% t i t l e ( [ ’ I l F I R O U T . Avg ’ , num2str (mean( output ( : , 1 0 ) ) ) ] ) ;
% y l abe l ( ’ A ’ ) ;
% subplot (6 ,2 , 11 )
% p lo t (x , ( output ( : , 1 ) .∗ output ( : , 2 ) ) . / ( output ( : , 4 ) .∗ output ( : , 5 ) ) ) ;
% t i t l e ( [ ’ E f f i c i e n c y . Avg ’ , num2str (mean ( ( output ( : , 1 ) .∗ output ( : , 2 ) ) . / ( output ( : , 4 ) .∗
output ( : , 5 ) ) ) ) ] ) ;
% y l abe l ( ’ E f f i c i e n c y % ’ ) ;
%This i s the most important one . . . . .
% subplot (6 ,2 , 12 )
%p lo t (x , ( outdata ( : , 1 ) .∗ outdata ( : , 2 ) ) ) ;
%t i t l e ( [ ’ P o w e r o u t d a t a . Avg ’ , num2str (mean ( ( outdata ( : , 1 ) .∗ outdata ( : , 2 ) ) ) ) ] ) ;
%y l abe l ( ’ W ’ ) ;
% p lo t (x , ( output ( : , 2 ) − output ( : , 8 ) ) ) ;
D.2 displaygraphs.m
c l e a r ;
%load ( ’ r e s u l t s _ d a t a _ N o m i n a l _ R l o a d 4 . mat ’ ) ;
%load ( ’ A u t o R u n R e s u l t s _ d a t a _ N o m i n a l _ R l o a d =2. mat ’ ) ;
load ( ’ A u t o R u n R e s u l t s _ d a t a _ R E S R =10 _ R l o a d =2. mat ’ ) ;
run = 5 ;
s ta r t f rame = 100 ; %i f we want to ad jus t s t a r t index
d i sp lay f rames = 1000; %drop the empty frames
output = output ( : , s t a r t f r ame : ( d i sp lay f rames+start f rame −1) , : ) ;
Ts = 1e−5;
x = ( 0 : Ts : ( d i sp lay f rames )∗Ts − Ts) ;
%de l ta t ime i s in channel 1 1 . . . .
time = 0 ;
for i = 1 : d i sp lay f rames
for j = 1 :11
i f ( output ( run , i , j ) ) > 20 | ( output ( run , i , j ) ) < −20
output ( run , i , j ) = median ( output ( run , : , j ) ) ;
end
end
time = time + output ( run , i , 1 1 ) ;
x ( i ) = time ;
end
%channel = 11 ;
for channel = 1:11
subplot (4 ,3 , channel )
p l o t (x , output ( run , : , channel ) ) ;
meanout = mean( output ( run , : , channel ) ) ;
stddevout = std ( output ( run , : , channel ) ) ;
ax i s ( [ 0 time (meanout−2∗stddevout ) (meanout+2∗stddevout ) ] ) ;
x l ab e l ( ’ t ’ ) ;
switch channel
case 1 %e r r o r IL
t i t l e ( [ ’ IL E r r o r . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ I ’ ) ;
case 2 %e r r o r VC
t i t l e ( [ ’ Vc E r r o r . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
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y l abe l ( ’ V ’ ) ;
case 3 %con f i gu r a t i on ( i f switch 1 or 2 i s on )
t i t l e ( [ ’ S y s t e m C o n f i g u r a t i o n . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ \ s i g m a ’ ) ;
case 4 %I Induc to r
t i t l e ( [ ’ I _ I n d u c t o r . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ I ’ ) ;
case 5 %V Capacitor
t i t l e ( [ ’ V C a p a c i t o r . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ V ’ ) ;
case 6 %I observer
t i t l e ( [ ’ O b s e r v e r I . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ I ’ ) ;
case 7 %Vc Observer
t i t l e ( [ ’ O b s e r v e r Vc . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ V ’ ) ;
case 8 %Vinput
t i t l e ( [ ’ V o l t a g e In . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ V ’ ) ;
case 9 %Voutput
t i t l e ( [ ’ V o l t a g e Out . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ V ’ ) ;
case 10 %Ioutput
t i t l e ( [ ’ C u r r e n t Out . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;
y l ab e l ( ’ I ’ ) ;
case 11 %de l ta t ime
t i t l e ( [ ’ D e l t a T i m e . Avg ’ , num2str (mean( output ( run , : , channel ) ) ) ] ) ;




c l e a r ;
%load ( ’ r e s u l t s _ d a t a _ N o m i n a l _ R l o a d 4 . mat ’ ) ;
%load ( ’ A u t o R u n R e s u l t s _ d a t a _ N o m i n a l _ R l o a d =2. mat ’ ) ;
r l oad = 5 ;
%for e r r o r = [1 2 3 4 5 10 15 ] %for capac i t o r
for e r r o r = [1 2 3 4 5 10 ] %for inductor
%load ( [ ’ A u t o R u n R e s u l t s _ d a t a _ R E S R = ’ , num2str ( e r r o r ) , ’ _ R l o a d = ’ , num2str ( r l oad ) , ’ . mat ’ ] ) ;
%load ( [ ’ A u t o R u n R e s u l t s _ d a t a _ N o m i n a l _ R l o a d = ’ , num2str ( r l oad ) , ’ . mat ’ ] ) ;
load ( [ ’ A u t o R u n R e s u l t s _ d a t a _ R I N D U C T O R = ’ , num2str ( e r r o r ) , ’ _ R l o a d = ’ , num2str ( r l oad ) , ’ . mat
’ ] ) ;
run = 5 ;
s ta r t f r ame = 100 ; %i f we want to ad jus t s t a r t index
d i sp lay f rames = 1000; %drop the empty frames
output = output ( : , s t a r t f r ame : ( d i sp lay f rames+start f rame −1) , : ) ;
Ts = 1e−5;
x = ( 0 : Ts : ( d i sp lay f rames )∗Ts − Ts) ;
%de l ta t ime i s in channel 1 1 . . . .
time = 0 ;
for i = 1 : d i sp lay f rames
for j = 1 :11
i f ( output ( run , i , j ) ) > 6 | ( output ( run , i , j ) ) < −6
output ( run , i , j ) = median ( output ( run , : , j ) ) ;
end
end
time = time + output ( run , i , 1 1 ) ;
x ( i ) = time ;
end
%generate s t a t e va lues
% outputs tate1 = ze ro s (250 ,11) ;
% outputs tate2 = ze ro s (250 ,11) ;
%for j = 1 :8
ou t pu t s t a t e l o g i c a l = ( output ( run , : , 3 )−1) ;
o u t pu t s t a t e l o g i c a l = ou tpu t s t a t e l o g i c a l ( 1 : 2 50 ) ;
for i = 1 :11
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outputs tate1 ( run , : , i ) = −output ( run , l o g i c a l ( o u t pu t s t a t e l o g i c a l ) , i ) ;
outputs tate2 ( run , : , i ) = −output ( run , l o g i c a l (1− ou t pu t s t a t e l o g i c a l ) , i ) ;
end
%end
y o f f s e t = 0 . 0 4 ;
x o f f s e t = 0 . 0 ;
%arrow = ’ \ l e f t a r r o w ’ ;
arrow = ’ ’ ;
%p lo t the I l ( x ) vs Vc(y ) e r r o r
subplot (2 , 1 , 1 ) ;
p l o t ( outputs tate1 ( run , : , 1 ) , outputs tate1 ( run , : , 2 ) ) ;
p l o t (median ( outputs tate1 ( run , : , 1 ) ) ,median ( outputs tate1 ( run , : , 2 ) ) , ’ o ’ , ’ M a r k e r S i z e ’
,12 , ’ M a r k e r F a c e C o l o r ’ , [ . 4 9 1 . 6 3 ] ) ;
hold on ;
% Transform from data space to f i g u r e space
%ax i s ( [ min(−1 ,min(−0.2+ outputs tate1 ( run , : , 1 ) ) ) max(1 ,0.2+max( outputs tate1 ( run , : , 1 ) ) )
min(−1,−0.2+min ( outputs tate1 ( run , : , 2 ) ) ) max(1 ,0.2+max( outputs tate1 ( run , : , 2 ) ) ) ] )
;
content = s p r i n t f ( ’ R_ { L }=% d ’ , e r r o r ) ;
%content = ’ ’ ;
% Plot anno text centered at the t a i l o f the arrow
text ( x o f f s e t+mean( outputs tate1 ( run , : , 1 ) ) , y o f f s e t+mean( outputs tate1 ( run , : , 2 ) ) , [ arrow ,
content ] )
t i t l e ( ’ E r r o r d y n a m i c s in s t a t e 1 ’ ) ;
y l ab e l ( ’ E r r o r V_c ( A ) ’ ) ;
x l ab e l ( ’ E r r o r I_L ( A ) ’ ) ;
subplot (2 , 1 , 2 ) ;
p l o t ( outputs tate2 ( run , : , 1 ) , outputs tate2 ( run , : , 2 ) , ’ red ’ ) ;
p l o t (median ( outputs tate2 ( run , : , 1 ) ) ,median ( outputs tate2 ( run , : , 2 ) ) , ’ - mo ’ , ’ M a r k e r S i z e ’
,12 , ’ M a r k e r F a c e C o l o r ’ , [ . 4 9 1 . 6 3 ] ) ;
hold on ;
%ax i s ( [ min(−1,−0.2+min ( outputs tate2 ( run , : , 1 ) ) ) max(1 ,0.2+max( outputs tate2 ( run , : , 1 ) ) )
min(−1,−0.2+min ( outputs tate2 ( run , : , 2 ) ) ) max(1 ,0.2+max( outputs tate2 ( run , : , 2 ) ) ) ] )
;
t ext ( x o f f s e t+mean( outputs tate2 ( run , : , 1 ) ) , y o f f s e t+mean( outputs tate2 ( run , : , 2 ) ) , [ arrow ,
content ] )
t i t l e ( ’ E r r o r d y n a m i c s in s t a t e 2 ’ ) ;
y l ab e l ( ’ E r r o r V_c ( V ) ’ ) ;
x l ab e l ( ’ E r r o r I_L ( A ) ’ ) ;
end ;
D.4 Buckconverter.m
f unc t i on [ I lOut VcOut Vout ] = Buckconverter ( I l , Vc , I load , I in , Vin , Time , DutyState ,
i t e r a t i o n , f , f a i l u r e )
%Converter Parameters
RESR =(0.082 e0 ) ;
RDSON =(0.022 e0 ) ;
RDIODE =(0.1 e0 ) ;
RINDUCTOR =(0.04 e0 ) ;
INDUCTOR =(500.9 e−6) ;
CAPACITOR =(534e−6) ;
VDIODE =(0.5137 e0 ) ;
F NONE = 0 ;
F CAPACITOR = 1 ;
F INDUCTOR = 2 ;
F RESR = 3 ;
F RINDUCTOR = 4 ;
F DSON = 5 ;
F RDIODE = 6 ;
switch f a i l u r e
case F CAPACITOR
CAPACITOR = (534 e−6) − (534 e−6)∗ f ;
case F INDUCTOR
INDUCTOR = (500 .9 e−6) − (500 .9 e−6)∗ f ;
case F RESR
RESR = (0 .082 e0 ) + (10) ∗ f ;
case F RINDUCTOR
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RINDUCTOR = (0 .04 e0 ) + (1) ∗ f ;
case F DSON
RDSON = (0 .022 e0 ) + (1) ∗ f ;
case F RDIODE
RDIODE = (0 . 1 e0 ) + (1) ∗ f ;
o therwi se
end






Rload = Vc/ I l oad ;
cd = Rload /(Rload + RESR) ;
i f DutyState
A = [((−RDSON − RINDUCTOR − cd∗RESR)/INDUCTOR) (−cd/INDUCTOR) ; ( cd/CAPACITOR)
(−cd/Rload/CAPACITOR) ] ;
B = [ ( Vin/INDUCTOR) ; (0 ) ] ;
else
A = [((−RDIODE − RINDUCTOR − cd∗RESR)/INDUCTOR) (−cd/INDUCTOR) ; ( cd/CAPACITOR)
(−cd/Rload/CAPACITOR) ] ;
B = [(−VDIODE/INDUCTOR) ; (0 ) ] ;
end
X = expm(A∗Time) ∗ [ I l ; Vc ] + Aˆ−1∗(expm(A∗Time) − eye (2) )∗B;
Vout = X(2) + RESR∗(X(1) − I l oad ) ;
I lOut = X(1) ;
VcOut = X(2) ;
end
D.5 BuckObserver.m
f unc t i on [ IlOutObs VcOutObs VoutObs ] = BuckObserver ( I l , Vc , I l obs , Vcobs , I load , I in ,
Vin , Time , DutyState )
%Converter Parameters
ORESR =(0.082 e0 ) ;
ORDSON =(0.022 e0 ) ;
ORDIODE =(0.1 e0 ) ;
ORINDUCTOR =(0.04 e0 ) ;
OINDUCTOR =(500.9 e−6) ;
OCAPACITOR =(534e−6) ;
OVDIODE =(0.5137 e0 ) ;
Rload = Vcobs/ I l oad ;
cd = Rload /(Rload + ORESR) ;
i f DutyState
A = [((−ORDSON − ORINDUCTOR − cd∗ORESR)/OINDUCTOR) (−cd/OINDUCTOR) ; ( cd/
OCAPACITOR) (−cd/Rload/OCAPACITOR) ] ;
B = [ ( Vin/OINDUCTOR) ; (0 ) ] ;
else
A = [((−ORDIODE − ORINDUCTOR − cd∗ORESR)/OINDUCTOR) (−cd/OINDUCTOR) ; ( cd/
OCAPACITOR) (−cd/Rload/OCAPACITOR) ] ;
B = [(−OVDIODE/OINDUCTOR) ; (0 ) ] ;
end
%debugging s t u f f
X0 = expm(A∗Time) ∗ [ I l o b s ; Vcobs ] ;
X1 = expm(20∗ eye (2) ∗Time) ∗ ( [ I l ; Vc ] − [ I l o b s ; Vcobs ] ) ;
X2 = Aˆ−1∗(expm(A∗Time) − eye (2) )∗B;
X = X0 + X1 + X2 ;
%X = expm(A∗Time) ∗ [ I l o b s ; Vcobs ] + Aˆ−1∗(expm(A∗Time) − eye (2) )∗B + expm(20∗ eye (2) ∗Time)
∗ ( [ I l ; Vc ] − [ I l o b s ; Vcobs ] ) ;
VoutObs = X(2) + ORESR∗(X(1) − I l oad ) ;
IlOutObs = X(1) ;




%l e t s s imulate a buck conver t e r now
RESR =(0.082 e0 ) ;
RDSON =(0.022 e0 ) ;
RDIODE =(0.1 e0 ) ;
RINDUCTOR =(0.04 e0 ) ;
INDUCTOR =(500.9 e−6) ;
CAPACITOR =(534e−6) ;
VDIODE =(0.5137 e0 ) ;
%[ I lOut VcOut ] = Buckconverter ( I l , Vc , I load , I in , Vin , Time , DutyState )
%c l e a r ;
%c l c ;
%setup p lo t data
LOOPSIZE = 6000;
f = 0 ; %l e v e l o f f a i l u r e 0 no f a i l to 1 component f u l l y f a i l e d . . .
output = ze ro s (LOOPSIZE, 8 ) ;
Vset = 5 ;
Vc = 5 ;
Vout = 5 . 0 ;
I l = 2 ;
Vcobs = 5 ;
I l o b s = 2 ;
Rload = 2 . 5 ;
I l oad = Vc/Rload ;
Vin = 10 ;
DutyState = 1 ;
Time = 1/10000/2;
Period = 1/10000;
I i n = 0 ;
x = ( 0 : Time :LOOPSIZE∗Time−Time) ;
CurrentTime = 0 ;
PIcont ro l = 0 . 5429 ;
for k = 1 :LOOPSIZE
[ I lOut VcOut Vout ] = Buckconverter ( I l , Vc , I load , I in , Vin , Time , DutyState , k , f ) ;
[ IlOutObs VcOutObs VoutObs ] = BuckObserver ( I l , Vc , I l obs , Vcobs , I load , I in , Vin ,
Time , DutyState ) ;
x (k ) = CurrentTime ;
%do a vo l tage s e tpo i n t change to see how the conver t e r r e a c t s
%i f k == 500
% Vset = 7 ;
%end
i f DutyState
Time = Period − PIcont ro l ∗Period ;
DutyState = 0 ;
else
PIcont ro l = PIcont ro l + 30∗(( Vset − VcOut) )∗Period ;
i f PIcont ro l >= 0.97
PIcont ro l = 0 . 9 7 ;
else i f PIcont ro l < 0 .00
PIcont ro l = 0 . 0 0 ;
end
end
Time = PIcont ro l ∗Period ;
DutyState = 1 ;
end
CurrentTime = CurrentTime + Time ;
I l = IlOut ;
Vc = VcOut ;
I l o b s = IlOutObs ;
Vcobs = VcOutObs ;
I l oad = Vc/Rload ;
output (k , 1 ) = I l ;
output (k , 2 ) = Vc ;
output (k , 3 ) = Vout ;
output (k , 4 ) = Vcobs ;
output (k , 5 ) = I l o b s ;
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output (k , 6 ) = VoutObs ;
end
subplot (3 , 3 , 1 )
p lo t (x , output ( : , 1 ) ) ;
t i t l e ( ’ I n d u c t o r C u r r e n t . A ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ A ’ ) ;
subplot (3 , 3 , 2 )
p lo t (x , output ( : , 2 ) ) ;
t i t l e ( ’ C a p a c i t o r V o l t a g e V ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ V ’ ) ;
subplot (3 , 3 , 3 )
p lo t (x , output ( : , 3 ) ) ;
t i t l e ( ’ O u t p u t V o l t a g e V ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ V ’ ) ;
subplot (3 , 3 , 4 )
p lo t (x , output ( : , 4 ) ) ;
t i t l e ( ’ C a p a c i t o r O b s e r v e r V o l t a g e V ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ V ’ ) ;
subplot (3 , 3 , 5 )
p lo t (x , output ( : , 5 ) ) ;
t i t l e ( ’ I n d u c t o r O b s e r v e r C u r r e n t A ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ A ’ ) ;
subplot (3 , 3 , 6 )
p lo t (x , output ( : , 1 ) − output ( : , 5 ) ) ;
t i t l e ( ’ D i f f e r e n c e E q u a t i o n IL ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ A ’ ) ;
subplot (3 , 3 , 7 )
p lo t (x , output ( : , 3 ) − output ( : , 6 ) ) ;
t i t l e ( ’ D i f f e r e n c e E q u a t i o n Vc ’ ) ;
x l ab e l ( ’ T i m e ( s ) ’ ) ;
y l ab e l ( ’ V ’ ) ;
subplot (3 , 3 , 8 )
p lo t ( output ( : , 1 ) − output ( : , 5 ) , output ( : , 3 ) − output ( : , 6 ) ) ;
x l ab e l ( ’ Il A m p s ’ ) ;
y l ab e l ( ’ Vc V o l t s ’ ) ;
t i t l e ( ’ D i f f e r e n c e E q u a t i o n s XY ’ ) ;
D.7 errordynamics.m
%syms ’ c ’ ’ l a m b d a c ’ ’ l a m b d a e s r ’ ’ l ’ ’ r d s o n ’ ’ rl ’ ’ r e s r ’ ’ l a m b d a l ’ r e a l ;
%syms ’ rd ’ ’ l a m b d a r d ’ ’ l a m b d a r d s o n ’ r e a l ;
RESR =(0.082 e0 ) ;
RDSON =(0.022 e0 ) ;
RDIODE =(0.1 e0 ) ;
RINDUCTOR =(0.04 e0 ) ;
INDUCTOR =(500.9 e−6) ;
CAPACITOR =(534e−6) ;
VDIODE =(0.5137 e0 ) ;
x = [ 1 ; 5 ] ;
u = [ 1 0 ; 2 ] ;
lambdaC = CAPACITOR∗0 ;
lambdaL = INDUCTOR∗0 ;
lambdaESR = RESR∗2 ;
lambdaRl = RINDUCTOR∗0 ;
lambdaRDSON = RDSON∗0 ;
%output cap f a u l t
Ea1c = [0 0 ; ( 1 / (CAPACITOR + lambdaC) − 1/CAPACITOR) (−1/(CAPACITOR+lambdaC) ∗0) ] ;
Ea2c = Ea1 ;
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Eb1c = [0 0 ; 0 (1/(CAPACITOR + lambdaC) ) ] ;
Eb2c = Eb1 ;
%A matrix e r r o r at time t
t = 1/10000∗0 .5 ;
%expm(Ea1c∗ t )∗x ;
%expm(Eb1c∗ t )∗u ;
%Esr Fault
Ea1esr = [−lambdaESR/INDUCTOR 0 ; 0 0 ] ;
Ea2esr = Ea1esr ;
Eb1esr = [0 −lambdaESR/INDUCTOR; 0 0 ] ;
Eb2esr = Eb1esr ;
expm( Ea1esr∗ t )∗x
expm( Eb1esr∗ t )∗u
D.8 parametervariations.m
%l e t s s imulate a buck conver t e r now
c a p a c i t o r n o i s e p r o f i l e = 0 . 0076 ;
i n d u c t o r n o i s e p r o f i l e = 0 . 0323 ;
F NONE = 0 ;
F CAPACITOR = 1 ;
F INDUCTOR = 2 ;
F RESR = 3 ;
F RINDUCTOR = 4 ;
F DSON = 5 ;
F RDIODE = 6 ;
%[ I lOut VcOut ] = Buckconverter ( I l , Vc , I load , I in , Vin , Time , DutyState )
%c l e a r ;
%c l c ;
%setup p lo t data
LOOPSIZE = 3000;
f a i l u r e = 1 ; %se t this to the type o f component f a i l u r e that w i l l happen
Time = 1/10000/2;
Period = 1/10000;
output = ze ro s (LOOPSIZE, 8 ) ;
x = ( 0 : Time :LOOPSIZE∗Time−Time) ;
for f a i l u r e = 1 : 1 : 6
for f = 0 : 0 . 1 : 0 . 9
Vset = 5 ;
Vc = 5 ;
Vout = 5 . 0 ;
I l = 2 ;
Vcobs = 5 ;
I l o b s = 2 ;
Rload = 2 . 5 ;
Vin = 10 ;
DutyState = 1 ;
Rload = 2 ;
I i n = 0 ;
CurrentTime = 0 ;
PIcont ro l = 0 . 5429 ;
for Vset = 2 : 1 : 8
%for Rload = 1 : 1 : 1 0
I l oad = Vc/Rload ;
for k = 1 :LOOPSIZE
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[ I lOut VcOut Vout ] = Buckconverter ( I l , Vc , I load , I in , Vin , Time ,
DutyState , k , f , f a i l u r e ) ;
[ IlOutObs VcOutObs VoutObs ] = BuckObserver ( I l , Vc , I l obs , Vcobs , I load ,
I in , Vin , Time , DutyState ) ;
x (k ) = CurrentTime ;
%do a vo l tage s e tpo i n t change to see how the conver t e r r e a c t s
%i f k == 500
% Vset = 7 ;
%end
i f DutyState
Time = Period − PIcont ro l ∗Period ;
DutyState = 0 ;
else
PIcont ro l = PIcont ro l + 30∗(( Vset − VcOut) )∗Period ;
i f PIcont ro l >= 0.97
PIcont ro l = 0 . 9 7 ;
else i f PIcont ro l < 0 .00
PIcont ro l = 0 . 0 0 ;
end
end
Time = PIcont ro l ∗Period ;
DutyState = 1 ;
end
CurrentTime = CurrentTime + Time ;
I l = IlOut ;
Vc = VcOut ;
I l o b s = IlOutObs ;
Vcobs = VcOutObs ;
I l oad = Vc/Rload ;
output (k , 1 ) = I l ;
output (k , 2 ) = Vc ;
output (k , 3 ) = Vout ;
output (k , 4 ) = Vcobs ;
output (k , 5 ) = I l o b s ;
output (k , 6 ) = VoutObs ;
end
%subplot (1 , 2 , 1 )
hold on ;
%p lo t ( output (LOOPSIZE−1 ,1) − output (LOOPSIZE−1 ,5) , output (LOOPSIZE−1 ,3) −
output (LOOPSIZE−1 ,6) , ’ * ’ , ’ C o l o r ’ , [ f ,1− f , 0 ] , ’ M a r k e r S i z e ’ ,11−Rload ) ;
%p lo t ( output (LOOPSIZE−2 ,1) − output (LOOPSIZE−2 ,5) , output (LOOPSIZE−2 ,3) −
output (LOOPSIZE−2 ,6) , ’ o ’ , ’ C o l o r ’ , [ f ,1− f , 0 ] , ’ M a r k e r S i z e ’ ,11−Rload ) ;
%p lo t ( output (LOOPSIZE−1 ,1) − output (LOOPSIZE−1 ,5) , output (LOOPSIZE−1 ,3) −
output (LOOPSIZE−1 ,6) , ’ * ’ , ’ C o l o r ’ , [ f ,1− f , 0 ] , ’ M a r k e r S i z e ’ , Vset ) ;
%p lo t ( output (LOOPSIZE−2 ,1) − output (LOOPSIZE−2 ,5) , output (LOOPSIZE−2 ,3) −
output (LOOPSIZE−2 ,6) , ’ o ’ , ’ C o l o r ’ , [ f ,1− f , 0 ] , ’ M a r k e r S i z e ’ , Vset ) ;
p l o t ( output (LOOPSIZE−1 ,1) − output (LOOPSIZE−1 ,5) , output (LOOPSIZE−1 ,3) −
output (LOOPSIZE−1 ,6) , ’ * ’ , ’ C o l o r ’ , [ f a i l u r e /6,1− f a i l u r e /6 , 0 ] , ’ M a r k e r S i z e ’
, 5 ) ;
p l o t ( output (LOOPSIZE−2 ,1) − output (LOOPSIZE−2 ,5) , output (LOOPSIZE−2 ,3) −
output (LOOPSIZE−2 ,6) , ’ o ’ , ’ C o l o r ’ , [ f a i l u r e /6,1− f a i l u r e /6 , 0 ] , ’ M a r k e r S i z e ’
, 5 ) ;
end
% t i t l e ( ’ C a p a c i t o r f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
% subplot (1 , 2 , 2 )
% hold on ;
%
% x labe l ( ’ Il A m p s ’ ) ;
% y l abe l ( ’ Vc V o l t s ’ ) ;
% t i t l e ( ’ D i f f e r e n c e E q u a t i o n s s i g m a 2 ’ ) ;
end
c i r c l e = rsmak ( ’ c i r c l e ’ ) ;
e l l i p s e = fncmb ( c i r c l e , [ i n d u c t o r n o i s e p r o f i l e 0 ;0 c a p a c i t o r n o i s e p r o f i l e ] ) ;
f n p l t ( e l l i p s e ) ;
x l ab e l ( ’ Il A m p s ’ ) ;
y l ab e l ( ’ Vc V o l t s ’ ) ;
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switch f a i l u r e
case F CAPACITOR
t i t l e ( ’ C a p a c i t o r f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
case F INDUCTOR
t i t l e ( ’ I n d u c t o r f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
case F RESR
t i t l e ( ’ ESR f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
case F RINDUCTOR
t i t l e ( ’ R I n d u c t o r f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
case F DSON
t i t l e ( ’ R D S O N f a u l t D i f f e r e n c e E q u a t i o n s ’ ) ;
case F RDIODE
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